03 fet field effect transistors
TRANSCRIPT
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 1/69
FET
ELEKTRONIKA KONTROL
Field Effect Transistors
Eka Maulana, ST, MT, M.Eng.
Universitas Brawijaya
S nn
Source
Basic structure
p+
p+
n
S
Cross section
Channel
thickness p+
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 2/69
•FET: FIELD EFFECT TRANSISTOR
•THERE ARE TWO TYPES• JFET: JUNCTION FET
•MOSFET: METAL-OXIDE-SEMICONDUCTOR FET
•MOSFET IS ALSO CALLED THE INSULATED-GATE FET OIGFET.
•QUITE SMALL
• SIMPLE MANUFACTURING PROCESS
• LOW POWER CONSUMPTION
•WIDELY USED IN VLSI CIRCUITS(>800 MILLION ON A SINGLE IC CHIP
INTRODUCTION TO FET
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 3/69
•ACCORDING TO THE TYPE OF THE CHANNEL, FETS CAN BE C
• JFET
P CHANNEL
N CHANNEL
•MOSFET
N CHANNEL
P CHANNEL
CLASSIFICATION OF FET
•Enhancement type
•Depletion type
•Enhancement type
•Depletion type
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 4/69
SIMBOL JFET DAN MOSFET
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 5/69
THE FIELD EFFECT TRANSISTOR (FET)
• IN 1945, SHOCKLEY HAD AN IDEA FOR MAKING A SOLID STATE DEVOUT OF SEMICONDUCTORS.
•HE REASONED THAT A STRONG ELECTRICAL FIELD COULD CAUSE TFLOW OF ELECTRICITY WITHIN A NEARBY SEMICONDUCTOR.
•HE TRIED TO BUILD ONE, BUT IT DIDN'T WORK.
• THREE YEARS LATER, BRATTAIN & BARDEEN BUILT THE FIRST WORTRANSISTOR, THE GERMANIUM POINT-CONTACT TRANSISTOR, WH
WAS DESIGNED AS THE JUNCTION (SANDWICH) TRANSISTOR.• IN 1960 BELL SCIENTIST JOHN ATALLA DEVELOPED A NEW DESIGN
BASED ON SHOCKLEY'S ORIGINAL FIELD-EFFECT THEORIES.
• BY THE LATE 1960S, MANUFACTURERS CONVERTED FROM JUNCTITYPE INTEGRATED CIRCUITS TO FIELD EFFECT DEVICES.
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 6/69
•FIELD EFFECT DEVICES ARE THOSE IN WHICH CURRENT ISCONTROLLED BY THE ACTION OF AN ELECTRON FIELD,
RATHER THAN CARRIER INJECTION.•FIELD-EFFECT TRANSISTORS ARE SO NAMED BECAUSE A
WEAK ELECTRICAL SIGNAL COMING IN THROUGH ONEELECTRODE CREATES AN ELECTRICAL FIELD THROUGH THEREST OF THE TRANSISTOR.
•THE FET WAS KNOWN AS A “UNIPOLAR” TRANSISTOR.
•THE TERM REFERS TO THE FACT THAT CURRENT ISTRANSPORTED BY CARRIERS OF ONE POLARITY (MAJORITY),WHEREAS IN THE CONVENTIONAL BIPOLAR TRANSISTORCARRIERS OF BOTH POLARITIES (MAJORITY AND MINORITY)ARE INVOLVED.
THE FIELD EFFECT TRANSISTOR (FET)
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 7/69
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 8/69
OPER SI JFET
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 9/69
N- c h ann
e l
Depletion
layer
G
D
S
G
n -type
Semiconductor
JUNCTION FET
P+ P+
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 10/69
U GS = 0 U GS < 0 U GS = U GS(o
D
S
P+
PHYSICAL OPERATION UNDER V DS
=0
GP+
D
S
P+
GP+
D
S
GP+
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 11/69
The effect of U DS on I D for U GS(off) <U GS <
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 12/69
TEST
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 13/69
TEST MODE ENHANCEMENT
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 14/69
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 15/69
CASE CONSTRUCTION AND TERMINAL IDENTIFICATI
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 16/69
CASE CONSTRUCTION AND TERMINAL IDENTIFICATI
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 17/69
IRFZ44 DATASHEET
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 18/69
JUNCTION FETS (JFETS)
•JFETS CONSISTS OF A PIECE OF HIGH-RESISTIVITY
SEMICONDUCTOR MATERIAL (USUALLY SI) WHICH CONSTITUT
CHANNEL FOR THE MAJORITY CARRIER FLOW.
•CONDUCTING SEMICONDUCTOR CHANNEL BETWEEN TWO O
CONTACTS – SOURCE & DRAIN
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 19/69
JUNCTION FETS (JFETS)
• THE MAGNITUDE OF THIS CURRENT IS CONTROLLED BY A VOLTAGE
APPLIED TO A GATE, WHICH IS A REVERSE-BIASED.
• THE FUNDAMENTAL DIFFERENCE BETWEEN JFET AND BJT DEVICES:
WHEN THE JFET JUNCTION IS REVERSE-BIASED THE GATE CURRENT
IS PRACTICALLY ZERO, WHEREAS THE BASE CURRENT OF THE BJT IS
ALWAYS SOME VALUE GREATER THAN ZERO.
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 20/69
JUNCTION FETS
• JFET IS A HIGH-INPUT RESISTANCE DEVICE, WHILE THE BJT ISCOMPARATIVELY LOW.
• IF THE CHANNEL IS DOPED WITH A DONOR IMPURITY, N-TYPE MATERIAIS FORMED AND THE CHANNEL CURRENT WILL CONSIST OF ELECTRONS
• IF THE CHANNEL IS DOPED WITH AN ACCEPTOR IMPURITY, P-TYPEMATERIAL WILL BE FORMED AND THE CHANNEL CURRENT WILL CONSISOF HOLES.
•N-CHANNEL DEVICES HAVE GREATER CONDUCTIVITY THAN P-CHANNELTYPES, SINCE ELECTRONS HAVE HIGHER MOBILITY THAN DO HOLES; THN-CHANNEL JFETS ARE APPROXIMATELY TWICE AS EFFICIENTCONDUCTORS COMPARED TO THEIR P-CHANNEL COUNTERPARTS.
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 21/69
BASIC STRUCTURE OF JFETS
• IN ADDITION TO THE CHANNEL, A JFET
CONTAINS TWO OHMIC CONTACTS: THE
SOURCE AND THE DRAIN.
• THE JFET WILL CONDUCT CURRENT EQUALLY
WELL IN EITHER DIRECTION AND THE SOURCE
AND DRAIN LEADS ARE USUALLY
INTERCHANGEABLE.
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 22/69
DS n -channeln
Gate
DrainSource
GBasic structure
p+
p+
n
Depletion
region
S Dn-channel
GCross section
n
Channel
thickness
p+
p+
(a)
n Depletion
regions
n-channel
Meta
p
S DG
p+
(b)
DS
G
Circuit symbol
for n-channel FET
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 23/69
N-CHANNEL JFET
• THIS TRANSISTOR IS MADE BY FORMING A CHANNEL OF N-TYPE MATERIAL IN A P-TYPE SUBSTRATE.
• THREE WIRES ARE THEN CONNECTED TO THE DEVICE.
• ONE AT EACH END OF THE CHANNEL.
• ONE CONNECTED TO THE SUBSTRATE.
• IN A SENSE, THE DEVICE IS A BIT LIKE A PN-JUNCTIONDIODE, EXCEPT THAT THERE ARE TWO WIRES CONNECTEDTO THE N-TYPE SIDE.
HOW JFET FUNCTION
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 24/69
HOW JFET FUNCTION
• THE GATE IS CONNECTED TO THE SOURCE.
• SINCE THE PN JUNCTION IS REVERSE-BIASED, LITTLECURRENT WILL FLOW IN THE GATE CONNECTION.
• THE POTENTIAL GRADIENT ESTABLISHED WILL FORM ADEPLETION LAYER, WHERE ALMOST ALL THEELECTRONS PRESENT IN THE N-TYPE CHANNEL WILL BESWEPT AWAY.
• THE MOST DEPLETED PORTION IS IN THE HIGH FIELDBETWEEN THE G AND THE D, AND THE LEAST-DEPLETEDAREA IS BETWEEN THE G AND THE S.
HOW JFET FUNCTION
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 25/69
• BECAUSE THE FLOW OF CURRENT ALONGTHE CHANNEL FROM THE (+VE) DRAIN TOTHE (-VE) SOURCE IS REALLY A FLOW OF
FREE ELECTRONS FROM S TO D IN THE N-TYPE SI, THE MAGNITUDE OF THIS CURRENTWILL FALL AS MORE SI BECOMES DEPLETEDOF FREE ELECTRONS.
• THERE IS A LIMIT TO THE DRAIN CURRENT(ID) WHICH INCREASED VDS CAN DRIVETHROUGH THE CHANNEL.
• THIS LIMITING CURRENT IS KNOWN AS IDSS(DRAIN-TO-SOURCE CURRENT WITH THEGATE SHORTED TO THE SOURCE ).
HOW JFET FUNCTION
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 26/69
• THE OUTPUT CHARACTERISTICS OF AN N-CHANNEL JFET
WITH THE GATE SHORT-CIRCUITED TO THE SOURCE.
• THE INITIAL RISE IN ID IS RELATED TO THE BUILDUP OF THE
DEPLETION LAYER AS VDS INCREASES.
• THE CURVE APPROACHES THE LEVEL OF THE LIMITING
CURRENT IDSS WHEN ID BEGINS TO BE PINCHED OFF.
• THE PHYSICAL MEANING OF THIS TERM LEADS TO ONE
DEFINITION OF PINCH-OFF VOLTAGE, VP , WHICH IS THE
VALUE OF VDS AT WHICH THE MAXIMUM IDSS FLOWS.
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 27/69
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 28/69
•WHEN THE DRAIN-SOURCE VOLTAGE IS INCREASED
TO 10V THE VOLTAGE ACROSS THE CHANNEL
WALLS AT THE DRAIN END INCREASES TO 11V, BUT
REMAINS JUST 1V AT THE SOURCE END.
•THE FIELD ACROSS THE WALLS NEAR THE DRAIN
END IS NOW A LOT LARGER THAN AT THE SOURCE
END.
•AS A RESULT THE CHANNEL NEAR THE DRAIN IS
SQUEEZED DOWN QUITE A LOT.
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 29/69
• INCREASING THE SOURCE-DRAIN VOLTAGE TO20V SQUEEZES DOWN THIS END OF THE
CHANNEL STILL MORE.•AS WE INCREASE THIS VOLTAGE WE INCREASE
THE ELECTRIC FIELD WHICH DRIVES ELECTRONSALONG THE OPEN PART OF THE CHANNEL.
•HOWEVER, ALSO SQUEEZES DOWN THE CHANNELNEAR THE DRAIN END.
•THIS REDUCTION IN THE OPEN CHANNEL WIDTHMAKES IT HARDER FOR ELECTRONS TO PASS.
•AS A RESULT THE DRAIN-SOURCE CURRENTTENDS TO REMAIN CONSTANT WHEN WEINCREASE THE DRAIN-SOURCE VOLTAGE.
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 30/69
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 31/69
• INCREASING VDS INCREASES THE WIDTHS OF DEPLETION LAYWHICH PENETRATE MORE INTO CHANNEL AND HENCE RESU
IN MORE CHANNEL NARROWING TOWARD THE DRAIN.• THE RESISTANCE OF THE N-CHANNEL, RAB THEREFORE
INCREASES WITH VDS.
• THE DRAIN CURRENT: IDS = VDS/RAB
• ID VERSUS VDS EXHIBITS A SUBLINEAR BEHAVIOR, SEE FIGUREFOR VDS < 5V.
• THE PINCH-OFF VOLTAGE, VP IS THE MAGNITUDE OF REVERSBIAS NEEDED ACROSS THE P+N JUNCTION TO MAKE THEM JUTOUCH AT THE DRAIN END.
• SINCE ACTUAL BIAS VOLTAGE ACROSS P+N JUNCTION AT DRAEND IS VGD, THE PINCH-OFF OCCUR WHENEVER: VGD = -VP.
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 32/69
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 33/69
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 34/69
•WHAT HAPPEN WHEN NEGATIVE
VOLTAGE, SAYS VGS
= -2V, IS APPLIED
TO GATE WITH RESPECT TO SOURCE
(WITH VDS=0).
• THE P+N JUNCTION ARE NOW
REVERSE BIASED FROM THE START,
THE CHANNEL IS NARROWER, ANDCHANNEL RESISTANCE IS NOW
LARGER THAN IN THE VGS = 0 CASE.
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 35/69
• THE DRAIN CURRENT THAT FLOWS WHEN A SMALL VDS APPLIED (FIG B) IS
NOW SMALLER THAN IN VGS= 0 CASE.
• APPLIED VDS= 3 V TO PINCH-OFF THE CHANNEL (FIG C).
•WHEN VDS= 3V, VGD ACROSS P+N JUNCTION AT DRAIN END IS -5V, WHICH I
VP, SO CHANNEL BECOMES PINCH-OFF.
• BEYOND PINCH-OFF, ID IS NEARLY SATURATED JUST AS IN THE VGS=0 CASE.
• PINCH-OFF OCCURS AT VDS= VDS(SAT), VDS(SAT)= VP+VGS, WHERE VGS IS –VE
VOLTAGE (REDUCING VP).
• FOR VDS>VDS(SAT), ID BECOMES NEARLY SATURATED AT VALUE AS IDS.
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 36/69
•BEYOND PINCH-OF, WITH –VE VGS, IDS IS
•WHERE RAP(VGS) IS THE EFFECTIVE RESISTANCE OF THE
CONDUCTING N-CHANNEL FROM A TO P, WHICH
DEPENDS ON CHANNEL THICKNESS AND HENCE VGS.
•WHEN VGS= -VP= -5V WITH VDS= 0, THE TWO DEPLETION
LAYERS TOUCH OVER THE ENTIRE CHANNEL LENGTH AN
THE WHOLE CHANNEL IS CLOSED.
•THE CHANNEL SAID TO BE OFF.
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 37/69
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 38/69
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 39/69
•THERE IS A CONVENIENT RELATIONSHIP BETWEEN IDS AND V
•BEYOND PINCH-OFF
•WHERE IDSS IS DRAIN CURRENT WHEN VGS= 0 AND VGS(OFF) ISDEFINED AS –V
P, THAT IS GATE-SOURCE VOLTAGE THAT JUST
PINCHES OFF THE CHANNEL.
•THE PINCH OFF VOLTAGE VP HERE IS A +VE QUANTITY BECAWAS INTRODUCED THROUGH VDS(SAT).
•VGS(OFF) HOWEVER IS NEGATIVE, -VP.
2
)(
1
off GS
GS DSS DS
V V I I
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 40/69
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 41/69
I-V CHARACTERISTICS
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 42/69
I-V CHARACTERISTICS
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 43/69
JFET: I-V CHARACTERISTICS
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 44/69
THE TRANSCONDUCTANCECURVE
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 45/69
CURVE
• THE PROCESS FOR PLOTTINGTRANSCONDUCTANCE CURVE FOR A GIVENJFET:
• PLOT A POINT THAT CORRESPONDS TOVALUE OF VGS(OFF).
• PLOT A POIT THAT CORRESPONDS TO VALUEOF IDSS.
• SELECT 3 OR MORE VALUES OF VGSBETWEEN 0 V AND VGS(OFF). FOR VALUE OFVGS, DETERMINE THE CORRESPONDINGVALUE OF I
DFROM
• PLOT THE POINT FROM (3) AND CONNECTALL THE PLOTTED POINT WITH A SMOOTHCURVE.
DEVICE STRUCTURE OF MOSFET (N-TYPE)
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 46/69
2014/9/30 SJTU J. Chen
DEVICE STRUCTURE OF MOSFET (N TYPE)
p -type SemiconductorSubstrate (Body)
Body(B)
n + n +
Oxide(SiO2)
Source(S)Gate(G)
Drain(D)
Metal
For normal operation, it is needed to create aconducting channel between Source and Drain
Channel area
DEVICE STRUCTURE OF MOSFET (N-TYPE)
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 47/69
2014/9/30 SJTU J. Chen
L = 0.1 to 3 m
W = 0.2 to 100 m
T ox = 2 to 50 nm
( )
Cross-section view
DRAIN CURRENT UNDER PINCH OFF
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 48/69
2014/9/30 SJTU J. Chen
• The electrons pass through the pinch off area at very
high speed so as the current continuity holds, similar
the water flow at the Yangtze Gorges
Pinched-off channel
DRAIN CURRENT CONTROLLED BY V GS
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 49/69
•V GS CREATES THE CHANNEL.
•INCREASING V GS WILL INCREASE THE CONDUCTANCE THE CHANNEL.
•AT SATURATION REGION ONLY THE V GS CONTROLS TH
DRAIN CURRENT.
•AT SUBTHRESHOLD REGION, DRAIN CURRENT HAS TH
EXPONENTIAL RELATIONSHIP WITH V GS
GS
P CHANNEL DEVICE
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 50/69
2014/9/30 SJTU J. Chen
• TWO REASONS FOR READERS TO BE
FAMILIAR WITH P CHANNEL DEVICE Existence in discrete-circuit.
More important is the
utilization of complementary
MOS or CMOS circuits.
OUTPUT CHARACTERISTIC CURVES OF NMOS
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 51/69
(a) An n-channel enhancement-
type MOSFET with vGS
and v DS
applied and with the normal
directions of current flowindicated.
(b) The i D – v
DS characteristics for a
device with k’ n(W / L) = 1.0
mA/V2.
OUTPUT CHARACTERISTIC CURVES OF NMOS
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 52/69
2014/9/30 SJTU J. Chen
• Three distinct region
Cutoff region
Triode region
Saturation region
• Characteristic equations
• Circuit model
CUTOFF REGION
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 53/69
• Biased voltage
• The transistor is turned off.
• Operating in cutoff region as a switch.
t GS V v
0 D
i
TRIODE REGION
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 54/69
• Biased voltage
• The channel depth changes from uniform to tapered
shape.
• Drain current is controlled not only by v DS
but also
by vGS
t GS DS
t GS
V vv
V v
DS t GS n
DS DS t GS n D
vV v L
W k
vvV v L
W k i
)('
2
1)('
2
process transcon-
ductance parameter
CHANNEL LENGTH MODULATION
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 55/69
The MOSFET parameter V A
depends on the process technology and, for a
given process, is proportional to the channel length L.
THE DEPLETION-TYPE MOSFET
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 56/69
•PHYSICAL STRUCTURE
• THE STRUCTURE OF DEPLETION-TYPE MOSFET IS SIMILAR T
THAT OF ENHANCEMENT-TYPE MOSFET WITH ONEIMPORTANT DIFFERENCE: THE DEPLETION-TYPE MOSFET HA
A PHYSICALLY IMPLANTED CHANNEL
There is no need to
induce a channel
The depletion MOSFETcan be operated at both
enhancement mode and
depletion mode
CIRCUIT SYMBOL FOR THE N-CHANNEL DEPLETION-MOS
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 57/69
Simplified circuit symbol applicablefor the case the substrate (B) is
connected to the source (S).
Circuit symbol for the n-channel depletion-type
MOSFET
CHARACTERISTIC CURVES
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 58/69
Expression of characteristic equation
Drain current with
2
2
1
)' t GS n D
V v L
W k i (
0GS v
2
2
1'
t n DSS V
L
W k I
the i D – v
GS characteristi
in saturation
THE ID –V GS
CHARACTERISTIC IN SATURATION
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 59/69
Sketches of the i D – v
GS characteristics for MOSFETs of enhancement an
The characteristic curves intersect the vGS
axis at V t .
THE OUTPUT CHARACTERISTIC CURVES
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 60/69
Depletion Mode MOSFET Construction
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 61/69
The Drain (D) and Source (S) leads connect to the to n-doped regions
These N-doped regions are connected via an n-channel
This n-channel is connected to the Gate (G) via a thin insulating layer of SiO
The n-doped material lies on a p-doped substrate that may have an addition
terminal connection called SS
OPERASI DASARA D-MOSFET may be biased to operate in two modes:
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 62/69
A D MOSFET may be biased to operate in two modes:
the Depletion mode or the Enhancement mode
D-MOSFET DEPLETION MODE OPERATION
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 63/69
The transfer characteristics are similar to the JFET
In Depletion Mode operation:
When VGS = 0V, ID = IDSS
When VGS < 0V, ID < IDSS
When VGS > 0V, ID > IDSS
The formula used to plot the Transfer Curve, is:
2GS
D DSS
P
VI = I 1 -
V
D-MOSFET ENHANCEMENT MODE OPERATION
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 64/69
Enhancement Mode operation
In this mode, the transistor operates with VGS > 0V, and ID increases above IDSS
Shockley’s equation, the formula used to plot the Transfer Curve, still applies but VGS
positive:
2
GS
D DSS
P
VI = I 1 -
V
p-Channel Depletion Mode MOSFET
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 65/69
The p-channel Depletion mode MOSFET is similar to the n-channel except that the
voltage polarities and current directions are reversed
Basic Operation
The Enhancement mode MOSFET only operates in the enhancement mode.
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 66/69
VGS is always positive
IDSS = 0 when VGS < VT
As VGS increases above VT, ID increases
If VGS is kept constant and VDS is increased, then ID saturates (IDSS)
The saturation level, VDSsat is reached.
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 67/69
P-CHANNEL ENHANCEMENT MODE MOSFETS
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 68/69
The p-channel Enhancement mode MOSFET is similar to the n-channel except that th
voltage polarities and current directions are reversed.
8/16/2019 03 FET Field Effect Transistors
http://slidepdf.com/reader/full/03-fet-field-effect-transistors 69/69