1. 1 cycle mips performance - georgetown...
TRANSCRIPT
![Page 1: 1. 1 cycle MIPS performance - Georgetown Universitypeople.cs.georgetown.edu/.../520-2012-CourseDocuments/Lec-4b-MIPSpiped.pdf · 1. 1 cycle MIPS performance 3. general pipelining](https://reader034.vdocument.in/reader034/viewer/2022050718/5e176eec14450e3c3264bf5e/html5/thumbnails/1.jpg)
1. 1 cycle MIPS performance3. general pipelining8. MIPS pipe, LW12. MIPS performance, piped vsnon-piped14. arrays, piped15. hazards
![Page 2: 1. 1 cycle MIPS performance - Georgetown Universitypeople.cs.georgetown.edu/.../520-2012-CourseDocuments/Lec-4b-MIPSpiped.pdf · 1. 1 cycle MIPS performance 3. general pipelining](https://reader034.vdocument.in/reader034/viewer/2022050718/5e176eec14450e3c3264bf5e/html5/thumbnails/2.jpg)
![Page 3: 1. 1 cycle MIPS performance - Georgetown Universitypeople.cs.georgetown.edu/.../520-2012-CourseDocuments/Lec-4b-MIPSpiped.pdf · 1. 1 cycle MIPS performance 3. general pipelining](https://reader034.vdocument.in/reader034/viewer/2022050718/5e176eec14450e3c3264bf5e/html5/thumbnails/3.jpg)
![Page 4: 1. 1 cycle MIPS performance - Georgetown Universitypeople.cs.georgetown.edu/.../520-2012-CourseDocuments/Lec-4b-MIPSpiped.pdf · 1. 1 cycle MIPS performance 3. general pipelining](https://reader034.vdocument.in/reader034/viewer/2022050718/5e176eec14450e3c3264bf5e/html5/thumbnails/4.jpg)
![Page 5: 1. 1 cycle MIPS performance - Georgetown Universitypeople.cs.georgetown.edu/.../520-2012-CourseDocuments/Lec-4b-MIPSpiped.pdf · 1. 1 cycle MIPS performance 3. general pipelining](https://reader034.vdocument.in/reader034/viewer/2022050718/5e176eec14450e3c3264bf5e/html5/thumbnails/5.jpg)
required delay before using written data.
![Page 6: 1. 1 cycle MIPS performance - Georgetown Universitypeople.cs.georgetown.edu/.../520-2012-CourseDocuments/Lec-4b-MIPSpiped.pdf · 1. 1 cycle MIPS performance 3. general pipelining](https://reader034.vdocument.in/reader034/viewer/2022050718/5e176eec14450e3c3264bf5e/html5/thumbnails/6.jpg)
Positive edge-triggered FF:
output changes on rising clock
![Page 7: 1. 1 cycle MIPS performance - Georgetown Universitypeople.cs.georgetown.edu/.../520-2012-CourseDocuments/Lec-4b-MIPSpiped.pdf · 1. 1 cycle MIPS performance 3. general pipelining](https://reader034.vdocument.in/reader034/viewer/2022050718/5e176eec14450e3c3264bf5e/html5/thumbnails/7.jpg)
![Page 8: 1. 1 cycle MIPS performance - Georgetown Universitypeople.cs.georgetown.edu/.../520-2012-CourseDocuments/Lec-4b-MIPSpiped.pdf · 1. 1 cycle MIPS performance 3. general pipelining](https://reader034.vdocument.in/reader034/viewer/2022050718/5e176eec14450e3c3264bf5e/html5/thumbnails/8.jpg)
NEG-FFSamples
NEG-FFLatches
POS-FFSamples
POS-FFLatches
RegFile negtriggered FF
upstream, postriggered FF
downstream,pos triggeredFF
POS/NEGclock edges.
2-phase,ACTIVE
lw $1, ...nopnopnopadd $2, $1, ...
![Page 9: 1. 1 cycle MIPS performance - Georgetown Universitypeople.cs.georgetown.edu/.../520-2012-CourseDocuments/Lec-4b-MIPSpiped.pdf · 1. 1 cycle MIPS performance 3. general pipelining](https://reader034.vdocument.in/reader034/viewer/2022050718/5e176eec14450e3c3264bf5e/html5/thumbnails/9.jpg)
![Page 10: 1. 1 cycle MIPS performance - Georgetown Universitypeople.cs.georgetown.edu/.../520-2012-CourseDocuments/Lec-4b-MIPSpiped.pdf · 1. 1 cycle MIPS performance 3. general pipelining](https://reader034.vdocument.in/reader034/viewer/2022050718/5e176eec14450e3c3264bf5e/html5/thumbnails/10.jpg)
![Page 11: 1. 1 cycle MIPS performance - Georgetown Universitypeople.cs.georgetown.edu/.../520-2012-CourseDocuments/Lec-4b-MIPSpiped.pdf · 1. 1 cycle MIPS performance 3. general pipelining](https://reader034.vdocument.in/reader034/viewer/2022050718/5e176eec14450e3c3264bf5e/html5/thumbnails/11.jpg)
![Page 12: 1. 1 cycle MIPS performance - Georgetown Universitypeople.cs.georgetown.edu/.../520-2012-CourseDocuments/Lec-4b-MIPSpiped.pdf · 1. 1 cycle MIPS performance 3. general pipelining](https://reader034.vdocument.in/reader034/viewer/2022050718/5e176eec14450e3c3264bf5e/html5/thumbnails/12.jpg)
![Page 13: 1. 1 cycle MIPS performance - Georgetown Universitypeople.cs.georgetown.edu/.../520-2012-CourseDocuments/Lec-4b-MIPSpiped.pdf · 1. 1 cycle MIPS performance 3. general pipelining](https://reader034.vdocument.in/reader034/viewer/2022050718/5e176eec14450e3c3264bf5e/html5/thumbnails/13.jpg)
![Page 14: 1. 1 cycle MIPS performance - Georgetown Universitypeople.cs.georgetown.edu/.../520-2012-CourseDocuments/Lec-4b-MIPSpiped.pdf · 1. 1 cycle MIPS performance 3. general pipelining](https://reader034.vdocument.in/reader034/viewer/2022050718/5e176eec14450e3c3264bf5e/html5/thumbnails/14.jpg)
![Page 15: 1. 1 cycle MIPS performance - Georgetown Universitypeople.cs.georgetown.edu/.../520-2012-CourseDocuments/Lec-4b-MIPSpiped.pdf · 1. 1 cycle MIPS performance 3. general pipelining](https://reader034.vdocument.in/reader034/viewer/2022050718/5e176eec14450e3c3264bf5e/html5/thumbnails/15.jpg)
Could we possibly send data from pipeline stage to stage?
![Page 16: 1. 1 cycle MIPS performance - Georgetown Universitypeople.cs.georgetown.edu/.../520-2012-CourseDocuments/Lec-4b-MIPSpiped.pdf · 1. 1 cycle MIPS performance 3. general pipelining](https://reader034.vdocument.in/reader034/viewer/2022050718/5e176eec14450e3c3264bf5e/html5/thumbnails/16.jpg)
Sub is stuck in Fetch,repeatedly fetchedPC not incremented
Instruction written to 1st stage pipeline register is OR $0, $0, $0
Sub advances to Reg-Read at t == 5
PC incrementednext instruction fetched
![Page 17: 1. 1 cycle MIPS performance - Georgetown Universitypeople.cs.georgetown.edu/.../520-2012-CourseDocuments/Lec-4b-MIPSpiped.pdf · 1. 1 cycle MIPS performance 3. general pipelining](https://reader034.vdocument.in/reader034/viewer/2022050718/5e176eec14450e3c3264bf5e/html5/thumbnails/17.jpg)
![Page 18: 1. 1 cycle MIPS performance - Georgetown Universitypeople.cs.georgetown.edu/.../520-2012-CourseDocuments/Lec-4b-MIPSpiped.pdf · 1. 1 cycle MIPS performance 3. general pipelining](https://reader034.vdocument.in/reader034/viewer/2022050718/5e176eec14450e3c3264bf5e/html5/thumbnails/18.jpg)
add $1, _, _sub _, $1, _
Data available next tick.
Forwarding (feedback) works.
lw $1, (offset)(_)sub _, $1, _
WHY NOT forward Dmem.out?
DELAY = 200ps (memory) + 200ps (ALU)
forward from WB instead, insert NOP
![Page 19: 1. 1 cycle MIPS performance - Georgetown Universitypeople.cs.georgetown.edu/.../520-2012-CourseDocuments/Lec-4b-MIPSpiped.pdf · 1. 1 cycle MIPS performance 3. general pipelining](https://reader034.vdocument.in/reader034/viewer/2022050718/5e176eec14450e3c3264bf5e/html5/thumbnails/19.jpg)
![Page 20: 1. 1 cycle MIPS performance - Georgetown Universitypeople.cs.georgetown.edu/.../520-2012-CourseDocuments/Lec-4b-MIPSpiped.pdf · 1. 1 cycle MIPS performance 3. general pipelining](https://reader034.vdocument.in/reader034/viewer/2022050718/5e176eec14450e3c3264bf5e/html5/thumbnails/20.jpg)
![Page 21: 1. 1 cycle MIPS performance - Georgetown Universitypeople.cs.georgetown.edu/.../520-2012-CourseDocuments/Lec-4b-MIPSpiped.pdf · 1. 1 cycle MIPS performance 3. general pipelining](https://reader034.vdocument.in/reader034/viewer/2022050718/5e176eec14450e3c3264bf5e/html5/thumbnails/21.jpg)
Feedback paths to ALU go to both inputs. Hazard detection sets MUXes: Opcode needed in pipe stage registers for detection.
![Page 22: 1. 1 cycle MIPS performance - Georgetown Universitypeople.cs.georgetown.edu/.../520-2012-CourseDocuments/Lec-4b-MIPSpiped.pdf · 1. 1 cycle MIPS performance 3. general pipelining](https://reader034.vdocument.in/reader034/viewer/2022050718/5e176eec14450e3c3264bf5e/html5/thumbnails/22.jpg)