1 dasc & jeita/eda-tc on 27 january 2005 in yokohama, japan eda-tc/std-tsc in jeita renesas...
TRANSCRIPT
![Page 1: 1 DASC & JEITA/EDA-TC on 27 January 2005 in Yokohama, Japan EDA-TC/STD-TSC in JEITA Renesas Yoshio Okamura](https://reader036.vdocument.in/reader036/viewer/2022082611/56649ef35503460f94c066f5/html5/thumbnails/1.jpg)
1
DASC & JEITA/EDA-TC DASC & JEITA/EDA-TC on 27 January 2005 in Yokohama, Japan
EDA-TC/STD-TSC in JEITARenesas
Yoshio Okamura
![Page 2: 1 DASC & JEITA/EDA-TC on 27 January 2005 in Yokohama, Japan EDA-TC/STD-TSC in JEITA Renesas Yoshio Okamura](https://reader036.vdocument.in/reader036/viewer/2022082611/56649ef35503460f94c066f5/html5/thumbnails/2.jpg)
JEITA Structure and Management
EDA-TC Current major activities
STD-TSC and TC93/WG2 activities
SystemC-TG, SytemVerilog-TG Activities
DASC-”EDA-TC” Collaboration Structure
- Outline -
JEITA : Japan Electronics and Information Technology Industries Association
( URL http://www.jeita.or.jp)
![Page 3: 1 DASC & JEITA/EDA-TC on 27 January 2005 in Yokohama, Japan EDA-TC/STD-TSC in JEITA Renesas Yoshio Okamura](https://reader036.vdocument.in/reader036/viewer/2022082611/56649ef35503460f94c066f5/html5/thumbnails/3.jpg)
JEITA Structure and Management Japan Electronics and Information Technology Industries Association
JEITA Information Systems BoardPersonal Informatization BoardDigital Home Appliances BoardIndustrial Equipment and Social Systems BoardDisplay Devices BoardElectronic Components Board
Semiconductor Board(JEITA-JSIA)Semiconductor Industrial Affairs CommitteeSemiconductor International Affairs Committee
Semiconductor Technology CommitteeMarketing CommitteeRoad Map Committee
EDA Technical Committee(EDA-TC) Chair: T.Hiwatashi(Toshiba)
EDA Technical Committee was formed to handle EDIF 2.0 standard as one of technical committees in JEITA (former EIAJ) in April 1990 .
![Page 4: 1 DASC & JEITA/EDA-TC on 27 January 2005 in Yokohama, Japan EDA-TC/STD-TSC in JEITA Renesas Yoshio Okamura](https://reader036.vdocument.in/reader036/viewer/2022082611/56649ef35503460f94c066f5/html5/thumbnails/4.jpg)
EDA-TC Current major activities
2. Study Groups■PDM (Physical Design Method) Study Group Chair: K.Hachiya(NECEL)
- To investigate and propose solutions for technical issues raised by very deep sub-micron ( 0.10um and below) SOC design
1. Standardization Technical Subcommittee(STD-TSC)
- To contribute EDA related standardization efforts by supporting EDA standards related groups and organizations such as Accellera, IEEE/IEEE-SA, IEEE/DASC, IEC/TC93, OSCI...
3. EDSFair Executive Committee Chair : Y.Fujinami(NECEL) - To organize and support events to promote and encourageEDA technology and standards. To sponsor the EDS Fair exhibition show
■SystemC Task Group Chair: T.Hasegawa(Fujitsu)
■SystemVerilog Task Group Chair: K.Hamaguchi(Matsushita)
Chair : Y.Okamura(Renesas)
![Page 5: 1 DASC & JEITA/EDA-TC on 27 January 2005 in Yokohama, Japan EDA-TC/STD-TSC in JEITA Renesas Yoshio Okamura](https://reader036.vdocument.in/reader036/viewer/2022082611/56649ef35503460f94c066f5/html5/thumbnails/5.jpg)
Chair: Y.Okamura(Renesas)
Members: Experts from Academia, Semiconductor industries and EDA industries
Topics•Assignment Dr.Karatsu to TC93 Chairman Assignment Dr.Kambe to TC93 JPN NC secretary
Activities : •To contribute EDA standardization in cooperation with standard organizations
Accellera, OSCIIEEE/DASC, IEEE-SA
•Joined IEEE-SA in December,2004
STD-TSC and TC93/WG2 Activities
![Page 6: 1 DASC & JEITA/EDA-TC on 27 January 2005 in Yokohama, Japan EDA-TC/STD-TSC in JEITA Renesas Yoshio Okamura](https://reader036.vdocument.in/reader036/viewer/2022082611/56649ef35503460f94c066f5/html5/thumbnails/6.jpg)
SystemC-TG, SytemVerilog-TG Activities
SystemC-TG - Participating IEEE P1666-WG as a voting member - Started review work of the latest version of the SystemC 2.0.1 LRM, and planned to review the SystemC 2.1 LRM, when it available - Creating the “World Wide SystemC Industrial/Academic Trend Report" - Hosting IEEE P1666-WG to share information on 27 Jan. ,2005
SystemVerilog-TG - Submitted 32 errata to Accellera and IEEE P1800-WG. these errata has been registered into the database (http;//www.eda.org/svdb)
and assigned ID numbers 126-157 - Creating the "Technical term dictionary" for Japanese industry standard - Hosting IEEE P1800-WG to share information on 26 Jan. ,2005
Collaboration of two task groups- Co-hosting the SystemC/SystemVerilog User's Forum in EDS & Fair on 27 Jan. , 2005 at Yokohama
![Page 7: 1 DASC & JEITA/EDA-TC on 27 January 2005 in Yokohama, Japan EDA-TC/STD-TSC in JEITA Renesas Yoshio Okamura](https://reader036.vdocument.in/reader036/viewer/2022082611/56649ef35503460f94c066f5/html5/thumbnails/7.jpg)
IEICE
TC93 JNC
JEITA
STD-TSC WG2 JNC
IEEE
IEEE-SA
IEC
(Int’l) TC93
(Int’l) WG2
Accellera, OSCI
WG2 JNC
EDA-TC
SCWGs(P1666,P1800,,,)
DASC
CAGNesCom,RevCom,
SCTGSVTG
Member(’04/12~)
StandarsCollaboration
Collaboration
DASC-”EDA-TC” Collaboration Structure
(Dual Logo)
Representative