1 power management for high- speed digital systems tao zhao electrical and computing engineering...
TRANSCRIPT
![Page 1: 1 Power Management for High- speed Digital Systems Tao Zhao Electrical and Computing Engineering University of Idaho](https://reader038.vdocument.in/reader038/viewer/2022110320/56649c905503460f9494a2d2/html5/thumbnails/1.jpg)
1
Power Management for High-speed Digital Systems
Tao Zhao
Electrical and Computing Engineering
University of Idaho
![Page 2: 1 Power Management for High- speed Digital Systems Tao Zhao Electrical and Computing Engineering University of Idaho](https://reader038.vdocument.in/reader038/viewer/2022110320/56649c905503460f9494a2d2/html5/thumbnails/2.jpg)
2
Motivation Smaller CMOS process brings faster
switching time and lower VDD
Power efficiency: static power consumption goes larger
Power integrity: voltage noise margin becomes smaller
![Page 3: 1 Power Management for High- speed Digital Systems Tao Zhao Electrical and Computing Engineering University of Idaho](https://reader038.vdocument.in/reader038/viewer/2022110320/56649c905503460f9494a2d2/html5/thumbnails/3.jpg)
3
How high is high-speed?
Options: A. >1KHz B. >1MHz C. >1GHz
It is when the passive components come in to play and even dominate the behavior of the circuits, the speed is high-speed
High-speed digital system study is a study of the behavior of passive components
![Page 4: 1 Power Management for High- speed Digital Systems Tao Zhao Electrical and Computing Engineering University of Idaho](https://reader038.vdocument.in/reader038/viewer/2022110320/56649c905503460f9494a2d2/html5/thumbnails/4.jpg)
4
Where are the passive circuits?
dIV L
dt
![Page 5: 1 Power Management for High- speed Digital Systems Tao Zhao Electrical and Computing Engineering University of Idaho](https://reader038.vdocument.in/reader038/viewer/2022110320/56649c905503460f9494a2d2/html5/thumbnails/5.jpg)
5
Reduce VDD and increase VSS
The problem becomes more serious when VDD goes lower
Low impedance path between VDD and ground All frequencies of interest have to be covered
Where are the passive circuits?
![Page 6: 1 Power Management for High- speed Digital Systems Tao Zhao Electrical and Computing Engineering University of Idaho](https://reader038.vdocument.in/reader038/viewer/2022110320/56649c905503460f9494a2d2/html5/thumbnails/6.jpg)
6
How high do we have to care?
Clock frequencies
0.5
RISET
Signal Rise and Fall Time
FKNEE=
![Page 7: 1 Power Management for High- speed Digital Systems Tao Zhao Electrical and Computing Engineering University of Idaho](https://reader038.vdocument.in/reader038/viewer/2022110320/56649c905503460f9494a2d2/html5/thumbnails/7.jpg)
7
How high do we have to care?
FKNEE=0.5
RISET
=500MHz
TRISE=1ns
FCLOCK=25MHz
![Page 8: 1 Power Management for High- speed Digital Systems Tao Zhao Electrical and Computing Engineering University of Idaho](https://reader038.vdocument.in/reader038/viewer/2022110320/56649c905503460f9494a2d2/html5/thumbnails/8.jpg)
32-bit reconfigurable data processor, always a slave Maximize throughput, minimize control Multiple chips can be tiled to extend the size of the data
path Current revision: 250nm process, 250K gates, runs at
25MHz, radiation-hardened 16 pairs of power and ground pins
Field Programmable Processing Array
![Page 9: 1 Power Management for High- speed Digital Systems Tao Zhao Electrical and Computing Engineering University of Idaho](https://reader038.vdocument.in/reader038/viewer/2022110320/56649c905503460f9494a2d2/html5/thumbnails/9.jpg)
Serves as memory for the FPPA Include memory address control and 1MB RAM Like the FPPA, multiple RMMs can be tiled too RMM has only been simulated in software, but
not been fabricated Assume the RMM has the same DC
characteristics as the FPPA
Reconfigurable Memory Module
![Page 10: 1 Power Management for High- speed Digital Systems Tao Zhao Electrical and Computing Engineering University of Idaho](https://reader038.vdocument.in/reader038/viewer/2022110320/56649c905503460f9494a2d2/html5/thumbnails/10.jpg)
10
The Reconfigurable Platform
![Page 11: 1 Power Management for High- speed Digital Systems Tao Zhao Electrical and Computing Engineering University of Idaho](https://reader038.vdocument.in/reader038/viewer/2022110320/56649c905503460f9494a2d2/html5/thumbnails/11.jpg)
11
Power Domain
![Page 12: 1 Power Management for High- speed Digital Systems Tao Zhao Electrical and Computing Engineering University of Idaho](https://reader038.vdocument.in/reader038/viewer/2022110320/56649c905503460f9494a2d2/html5/thumbnails/12.jpg)
Power Budget
DC characteristic Target impedance
argt et
VoltageSupply MaximumNoiseZ
MaximumCurrent
2.5 5%
0.2
V
A
0.625
![Page 13: 1 Power Management for High- speed Digital Systems Tao Zhao Electrical and Computing Engineering University of Idaho](https://reader038.vdocument.in/reader038/viewer/2022110320/56649c905503460f9494a2d2/html5/thumbnails/13.jpg)
13
Power Delivery Path
![Page 14: 1 Power Management for High- speed Digital Systems Tao Zhao Electrical and Computing Engineering University of Idaho](https://reader038.vdocument.in/reader038/viewer/2022110320/56649c905503460f9494a2d2/html5/thumbnails/14.jpg)
14
Voltage Regulator
Linear vs. Switching
![Page 15: 1 Power Management for High- speed Digital Systems Tao Zhao Electrical and Computing Engineering University of Idaho](https://reader038.vdocument.in/reader038/viewer/2022110320/56649c905503460f9494a2d2/html5/thumbnails/15.jpg)
15
low efficiency low noise level cheap
high efficiency high noise level expensive
Voltage Regulator
Linear Voltage Regulator
Switching Voltage Regulator
Supply desired voltage level Supply enough current Radiation hardened
![Page 16: 1 Power Management for High- speed Digital Systems Tao Zhao Electrical and Computing Engineering University of Idaho](https://reader038.vdocument.in/reader038/viewer/2022110320/56649c905503460f9494a2d2/html5/thumbnails/16.jpg)
16
Wiring Impedance
• Wiring Resistance is negligible• V=L*di/dt
![Page 17: 1 Power Management for High- speed Digital Systems Tao Zhao Electrical and Computing Engineering University of Idaho](https://reader038.vdocument.in/reader038/viewer/2022110320/56649c905503460f9494a2d2/html5/thumbnails/17.jpg)
17
Decoupling Capacitor (Decap)
![Page 18: 1 Power Management for High- speed Digital Systems Tao Zhao Electrical and Computing Engineering University of Idaho](https://reader038.vdocument.in/reader038/viewer/2022110320/56649c905503460f9494a2d2/html5/thumbnails/18.jpg)
18
Bulk Capacitor• ESL• Self-resonant frequency
1
2SRF
ESL C
![Page 19: 1 Power Management for High- speed Digital Systems Tao Zhao Electrical and Computing Engineering University of Idaho](https://reader038.vdocument.in/reader038/viewer/2022110320/56649c905503460f9494a2d2/html5/thumbnails/19.jpg)
19
Parallel Ceramic Capacitors
• Self-resonant at higher frequency• parallelism
![Page 20: 1 Power Management for High- speed Digital Systems Tao Zhao Electrical and Computing Engineering University of Idaho](https://reader038.vdocument.in/reader038/viewer/2022110320/56649c905503460f9494a2d2/html5/thumbnails/20.jpg)
20
Ceramic Capacitor Selection
C (μF) Fsr (MHz) Fsw (MHz) Zsw (mΩ)1 5 6.3 1020.47 7.3 12.4 1130.1 15.9 19.9 1110.047 23.2 39.2 1890.01 50 63 1740.0047 73.4 124 21680.001 159.1 N/A N/A
![Page 21: 1 Power Management for High- speed Digital Systems Tao Zhao Electrical and Computing Engineering University of Idaho](https://reader038.vdocument.in/reader038/viewer/2022110320/56649c905503460f9494a2d2/html5/thumbnails/21.jpg)
21
Ceramic Capacitor Array
![Page 22: 1 Power Management for High- speed Digital Systems Tao Zhao Electrical and Computing Engineering University of Idaho](https://reader038.vdocument.in/reader038/viewer/2022110320/56649c905503460f9494a2d2/html5/thumbnails/22.jpg)
22
Ceramic Capacitor Array
![Page 23: 1 Power Management for High- speed Digital Systems Tao Zhao Electrical and Computing Engineering University of Idaho](https://reader038.vdocument.in/reader038/viewer/2022110320/56649c905503460f9494a2d2/html5/thumbnails/23.jpg)
23
Decoupling Capacitor Network
![Page 24: 1 Power Management for High- speed Digital Systems Tao Zhao Electrical and Computing Engineering University of Idaho](https://reader038.vdocument.in/reader038/viewer/2022110320/56649c905503460f9494a2d2/html5/thumbnails/24.jpg)
24
Dynamic Power Management Subsystems can be powered up and down in runtime High-side load switch
![Page 25: 1 Power Management for High- speed Digital Systems Tao Zhao Electrical and Computing Engineering University of Idaho](https://reader038.vdocument.in/reader038/viewer/2022110320/56649c905503460f9494a2d2/html5/thumbnails/25.jpg)
25
Power-up Challenge
Free from big current spike, monotonic voltage ramp-up
Don’t upset the rest of the system Decoupling capacitor network adds load
capacitance: internal capacitance (nF); decap (μF)
Inrush current: I=C*dV/dt I=C*dv/dt=5 μF*2.5V/1 μs=12.5A
![Page 26: 1 Power Management for High- speed Digital Systems Tao Zhao Electrical and Computing Engineering University of Idaho](https://reader038.vdocument.in/reader038/viewer/2022110320/56649c905503460f9494a2d2/html5/thumbnails/26.jpg)
26
Soft Start-up
Small dV/dt rate substantially reduces inrush current
Soft start: longer time, less current The rise time of the gate voltage determines the
turn-on time of the PMOS
![Page 27: 1 Power Management for High- speed Digital Systems Tao Zhao Electrical and Computing Engineering University of Idaho](https://reader038.vdocument.in/reader038/viewer/2022110320/56649c905503460f9494a2d2/html5/thumbnails/27.jpg)
27
Slew-rate Controllable High-side Load Switch
![Page 28: 1 Power Management for High- speed Digital Systems Tao Zhao Electrical and Computing Engineering University of Idaho](https://reader038.vdocument.in/reader038/viewer/2022110320/56649c905503460f9494a2d2/html5/thumbnails/28.jpg)
28
Reduce Inrush Current
![Page 29: 1 Power Management for High- speed Digital Systems Tao Zhao Electrical and Computing Engineering University of Idaho](https://reader038.vdocument.in/reader038/viewer/2022110320/56649c905503460f9494a2d2/html5/thumbnails/29.jpg)
29
Sequencing and Voltage Supervisor
Commercial products -- ADM1066 Programmable Sequencer
10 channels for sequencing and 12 channels for supervising
Contain a state machine to control the sequencing and supervising
![Page 30: 1 Power Management for High- speed Digital Systems Tao Zhao Electrical and Computing Engineering University of Idaho](https://reader038.vdocument.in/reader038/viewer/2022110320/56649c905503460f9494a2d2/html5/thumbnails/30.jpg)
30
Conclusion
High-speed digital design focuses on the behaviors of passive circuits
Digital system design trends: lower VDD requires better power integrity and power efficiency
![Page 31: 1 Power Management for High- speed Digital Systems Tao Zhao Electrical and Computing Engineering University of Idaho](https://reader038.vdocument.in/reader038/viewer/2022110320/56649c905503460f9494a2d2/html5/thumbnails/31.jpg)
31
Conclusion
Design flow: Power budget Choose the right voltage regulator Design decoupling capacitor network to filter
voltage noise Use soft-start and sequencing start-up to
prevent big inrush current Voltage supervisor
![Page 32: 1 Power Management for High- speed Digital Systems Tao Zhao Electrical and Computing Engineering University of Idaho](https://reader038.vdocument.in/reader038/viewer/2022110320/56649c905503460f9494a2d2/html5/thumbnails/32.jpg)
32
Future Work
Measurement: accurate numbers Board level interconnection: LVDS Lower voltage: Better power integrity
![Page 33: 1 Power Management for High- speed Digital Systems Tao Zhao Electrical and Computing Engineering University of Idaho](https://reader038.vdocument.in/reader038/viewer/2022110320/56649c905503460f9494a2d2/html5/thumbnails/33.jpg)
Dr. Gregory Donohoe Dr. Kenneth Hass Dr. Robert Rinker All the FPPA team members
Acknowledgement
![Page 34: 1 Power Management for High- speed Digital Systems Tao Zhao Electrical and Computing Engineering University of Idaho](https://reader038.vdocument.in/reader038/viewer/2022110320/56649c905503460f9494a2d2/html5/thumbnails/34.jpg)
34