Upload File

1 ram. 2 ps2_keyboard: entity work.keyboard generic map (addressbits => addresslength) port map...

  • Home
  • Documents
  • 1 RAM. 2 PS2_Keyboard: entity work.Keyboard generic map (AddressBits => ADDRESSLENGTH) port map (Reset => Reset, Clock => ClockVGA, PS2Clock => PS2Clock,
13
1 RAM

Upload: bertha-dawson

Post on 18-Jan-2016

221 views

Category:

Documents


0 download

Report

Tags:

TRANSCRIPT

Page 1: 1 RAM. 2 PS2_Keyboard: entity work.Keyboard generic map (AddressBits => ADDRESSLENGTH) port map (Reset => Reset, Clock => ClockVGA, PS2Clock => PS2Clock,

1

RAM

Page 2: 1 RAM. 2 PS2_Keyboard: entity work.Keyboard generic map (AddressBits => ADDRESSLENGTH) port map (Reset => Reset, Clock => ClockVGA, PS2Clock => PS2Clock,

2

PS2_Keyboard: entity work.Keyboard generic map (AddressBits => ADDRESSLENGTH) port map ( Reset => Reset,

Clock => ClockVGA,PS2Clock => PS2Clock,PS2Data => PS2Data,ASCII => ASCII,WriteEnable => WriteEnable,WriteAddress => WriteAddress);

---------- APPLICATION-SPECIFIC BLOCK B e g i n---------- Input from keyboard and output to VGA RAM

Arithmetic: entity work.ArithmeticBlock generic map ( AddressBits => ADDRESSLENGTH,

StateMaxValue => 52,NumberOfColumns => TEXTCOLUMNS )

port map ( ASCII_in => ASCII,ASCII_out => RAMData,Address_in => WriteAddress,Address_out => RAMWriteAddress,clk => ClockVGA,rst => Reset,WE_in => WriteEnable,WE_out => RAMWriteEnable);

---------- APPLICATION-SPECIFIC BLOCK E n d

Ari

thm

etic

WriteEnable

ASCII code

WriteAddress

Page 3: 1 RAM. 2 PS2_Keyboard: entity work.Keyboard generic map (AddressBits => ADDRESSLENGTH) port map (Reset => Reset, Clock => ClockVGA, PS2Clock => PS2Clock,

3

Ari

thm

etic

WriteEnable

ASCII code

WriteAddress

---------- APPLICATION-SPECIFIC BLOCK B e g i n---------- Input from keyboard and output to VGA RAM

Arithmetic: entity work.ArithmeticBlock generic map ( AddressBits => ADDRESSLENGTH,

StateMaxValue => 52,NumberOfColumns => TEXTCOLUMNS )

port map ( ASCII_in => ASCII,ASCII_out => RAMData,Address_in => WriteAddress,Address_out => RAMWriteAddress,clk => ClockVGA,rst => Reset,WE_in => WriteEnable,WE_out => RAMWriteEnable);

---------- APPLICATION-SPECIFIC BLOCK E n d

VGA_RAM: entity work.RAM generic map ( AddressBits => ADDRESSLENGTH,

DataBits => 8) port map ( Clock => ClockVGA,

WriteAddress => RAMWriteAddress,WriteEnable => RAMWriteEnable,DataIn => RAMData,ReadAddress => ReadAddress,DataOut => SymbolPos);

ASCII

WE

WA

Page 4: 1 RAM. 2 PS2_Keyboard: entity work.Keyboard generic map (AddressBits => ADDRESSLENGTH) port map (Reset => Reset, Clock => ClockVGA, PS2Clock => PS2Clock,

RAM

4

Ari

thm

etic

WriteEnable

ASCII code

WriteAddress

ASCII

WE

WA

A

Address_out <= conv_std_logic_vector((line*NumberOfColumns + column),AddressBits);

Page 5: 1 RAM. 2 PS2_Keyboard: entity work.Keyboard generic map (AddressBits => ADDRESSLENGTH) port map (Reset => Reset, Clock => ClockVGA, PS2Clock => PS2Clock,

ASCII_outAddress_o

utWE_out

5

entity ArithmeticBlock isgeneric ( AddressBits : natural;

StateMaxValue : natural; NumberOfColumns : natural );

Port ( ASCII_in : in STD_LOGIC_VECTOR (7 downto 0); ASCII_out : out STD_LOGIC_VECTOR (7 downto 0); Address_in : in STD_LOGIC_VECTOR (AddressBits - 1 downto 0); Address_out : out STD_LOGIC_VECTOR (AddressBits - 1 downto 0); clk : in STD_LOGIC; rst : in STD_LOGIC; WE_in : in STD_LOGIC; WE_out : out STD_LOGIC );end ArithmeticBlock;

ASCII_inAddress_i

nWE_in

clock (clk) reset (rst) – active ‘1’

Page 6: 1 RAM. 2 PS2_Keyboard: entity work.Keyboard generic map (AddressBits => ADDRESSLENGTH) port map (Reset => Reset, Clock => ClockVGA, PS2Clock => PS2Clock,

6

architecture Behavioral of ArithmeticBlock is

signal Op1 : STD_LOGIC_VECTOR(7 downto 0); -- one decimal digit in binary codesignal Op2 : STD_LOGIC_VECTOR(7 downto 0); -- one decimal digit in binary codesignal sum : STD_LOGIC_VECTOR(7 downto 0); -- binarysignal Difference : STD_LOGIC_VECTOR(7 downto 0); -- binarysignal sumMSB : STD_LOGIC_VECTOR(7 downto 0); -- ASCIIsignal sumLSB : STD_LOGIC_VECTOR(7 downto 0); -- ASCIIsignal DifLSB : STD_LOGIC_VECTOR(7 downto 0); -- ASCIIsignal sign : STD_LOGIC_VECTOR(7 downto 0); -- ASCIIsignal state : integer range 0 to StateMaxValue;

signal line, line_local : integer range 0 to 39;signal column, column_local : integer range 0 to 79;

signal ASCII_local : std_logic_vector(7 downto 0);

signal Operand1: string(1 to 16) := "Operand 1 = ";constant Operand2: string(1 to 16) := "Operand 2 = ";constant SumR: string(1 to 16) := "Sum = ";constant DifR: string(1 to 16) := "Difference = ";

sum = Op1 + Op2; Difference = Op1 - Op2;

Page 7: 1 RAM. 2 PS2_Keyboard: entity work.Keyboard generic map (AddressBits => ADDRESSLENGTH) port map (Reset => Reset, Clock => ClockVGA, PS2Clock => PS2Clock,

7

type rom_type is array (0 to 99) of std_logic_vector (7 downto 0);

constant ROM : rom_type :=("00000000","00000001","00000010", "00000011","00000100","00000101","00000110","00000111","00001000", "00001001", "00010000","00010001","00010010", "00010011","00010100","00010101","00010110","00010111","00011000", "00011001", "00100000","00100001","00100010", "00100011","00100100","00100101","00100110","00100111","00101000", "00101001", "00110000","00110001","00110010", "00110011","00110100","00110101","00110110","00110111","00111000", "00111001", "01000000","01000001","01000010", "01000011","01000100","01000101","01000110","01000111","01001000", "01001001", "01010000","01010001","01010010", "01010011","01010100","01010101","01010110","01010111","01011000", "01011001", "01100000","01100001","01100010", "01100011","01100100","01100101","01100110","01100111","01101000", "01101001", "01110000","01110001","01110010", "01110011","01110100","01110101","01110110","01110111","01111000", "01111001", "10000000","10000001","10000010", "10000011","10000100","10000101","10000110","10000111","10001000", "10001001", "10010000","10010001","10010010", "10010011","10010100","10010101","10010110","10010111","10011000", "10011001"

);

Page 8: 1 RAM. 2 PS2_Keyboard: entity work.Keyboard generic map (AddressBits => ADDRESSLENGTH) port map (Reset => Reset, Clock => ClockVGA, PS2Clock => PS2Clock,

8

-- arithmetical operations: sum and differencesum <= ("0000"&(Op1(3 downto 0)))+("0000"&(Op2(3 downto 0)));difference <= ("0000"&(Op1(3 downto 0)))-("0000"&(Op2(3 downto 0)))

when ("0000"&(Op1(3 downto 0)))>=("0000"&(Op2(3 downto 0))) else ("0000"&(Op2(3 downto 0)))-("0000"&(Op1(3 downto 0)));

sign <= std_logic_vector(to_unsigned(character'pos(' '), 8)) when ("0000"&(Op1(3 downto 0)))>=("0000"&(Op2(3 downto 0))) else std_logic_vector(to_unsigned(character'pos('-'), 8));

sumMSB <= "0011" & ROM(conv_integer(sum))(7 downto 4);sumLSB <= "0011" & ROM(conv_integer(sum))(3 downto 0);DifLSB <= "0011" & ROM(conv_integer(difference))(3 downto 0);

-- taking operands from keyboardOp1 <= "00110000" when rst = '1' else

ASCII_in when ((ASCII_in >= "00110000") and (ASCII_in <= "00111001"))and (Address_in(0) = '0') and (WE_in = '1');

Op2 <= "00110000" when rst = '1' else ASCII_in when ((ASCII_in >= "00110000") and (ASCII_in <= "00111001"))and (Address_in(0) = '1') and (WE_in = '1');

Page 9: 1 RAM. 2 PS2_Keyboard: entity work.Keyboard generic map (AddressBits => ADDRESSLENGTH) port map (Reset => Reset, Clock => ClockVGA, PS2Clock => PS2Clock,

9

process(clk, rst)begin

if rst = '1' then state <= 0;elsif falling_edge(clk) then

if state=StateMaxValue then state<=0; else state<= state + 1; end if;end if;

end process;

process(clk, rst)begin

if rst= '1' then null;elsif rising_edge(clk) then

case state iswhen 1 to 16 =>

line_local <= 9; column_local <= 14 + state;ASCII_local <=

std_logic_vector(to_unsigned(character'pos(Operand1(state)), 8));when 17 to 32 =>

line_local <= 10; column_local <= 14 + state - 16;ASCII_local <=

std_logic_vector(to_unsigned(character'pos(Operand2(state-16)), 8));when 33 => line_local <= 9; column_local <= 14 + 16 + 3;

ASCII_local <= Op1;when 34 => line_local <= 10; column_local <= 14 + 16 + 3;

ASCII_local <= Op2;

Page 10: 1 RAM. 2 PS2_Keyboard: entity work.Keyboard generic map (AddressBits => ADDRESSLENGTH) port map (Reset => Reset, Clock => ClockVGA, PS2Clock => PS2Clock,

10

when 1 to 16 => line_local <= 9; column_local <= 14 + state;ASCII_local <= std_logic_vector(to_unsigned(character'pos(Operand1(state)), 8));

signal Operand1: string(1 to 16) := "Operand 1 = ";

Operand 1 =

Page 11: 1 RAM. 2 PS2_Keyboard: entity work.Keyboard generic map (AddressBits => ADDRESSLENGTH) port map (Reset => Reset, Clock => ClockVGA, PS2Clock => PS2Clock,

11

when 33 => line_local <= 9; column_local <= 14 + 16 + 3; ASCII_local <= Op1;

Operand 1 =

Page 12: 1 RAM. 2 PS2_Keyboard: entity work.Keyboard generic map (AddressBits => ADDRESSLENGTH) port map (Reset => Reset, Clock => ClockVGA, PS2Clock => PS2Clock,

12

when 35 to 50 => line_local <= 11;column_local <= 14 + state - 34;ASCII_local <= std_logic_vector

(to_unsigned(character'pos(SumR(state-34)), 8));when 51 => line_local <= 11;

column_local <= 14 + 16 + 3;ASCII_local <= sumMSB;

when 52 => line_local <= 11;column_local <= 14 + 16 + 4;ASCII_local <= sumLSB;

when 53 to 68 =>line_local <= 12;column_local <= 14 + state - 52;ASCII_local <= std_logic_vector

(to_unsigned(character'pos(DifR(state-52)), 8));when 69 => line_local <= 12;

column_local <= 14 + 16 + 3;ASCII_local <= sign;

when 70 => line_local <= 12;column_local <= 14 + 16 + 4;ASCII_local <= DifLSB;

when others => null; end case;

end if;end process;

Page 13: 1 RAM. 2 PS2_Keyboard: entity work.Keyboard generic map (AddressBits => ADDRESSLENGTH) port map (Reset => Reset, Clock => ClockVGA, PS2Clock => PS2Clock,

13

Operand 1 = 3Operand 2 = 8Sum = 11Difference = -5

Op1 = 3Op2 = 8


System Design, Modeling, and Simulation using Ptolemy II · = 1.0 resume clock offset clock rate < 1.0 suspend clock initialize at -5 reset to 10 Figure 10.2: Clocks progressing at

MS7255 Version:2 · ms-7255 2.1 pwr and clock map 332 friday, november 17, 2006 p4m890 platform clock generator map 3.3v 5v 5vsb 12v vrm 1.2v vreg processor vccp processor 1.2v p4m890

The Way Forward on COVID-19: A Road Map to Reset the ......2020/07/29  · Association of American Medical Colleges i THE WAY FORWARD ON COVID-19 A Road Map to Reset the Nation’s

bergman/3610-6610/notes/Lecture07.pdf · at an edge of the clock pulse; ... on the Reset forces Q disallowed. When either J, K or the clock. Applications ... if we assign the first

Jumbo Wall Clock Model: JM889NR - Oregon Scientificglobal.oregonscientific.com/manual/JM889NR.pdf · Reset the clock after changing the slide switch position. See Reset section. 3

74HC273; 74HCT273 Octal D-type flip-flop with reset ...The 74HC273; 74HCT273 is an octal positive-edge triggered D-type flip-flop. The device features clock (CP) and master reset (MR

INSTALLATION OPERATION & MAINTENANCE DOCUMENTATION · Time clock Combined temperature and pressure gauge Thermal reset high limit thermostat ON / OFF switch Manual reset high limit

Electronic Time Clock - Amano RESET button is located on the right-side of the clock. Pressing this button will clear any jams or errors. Entering the Program Mode 1. Unlock and remove

RK2918 Datasheetrockchip.fr/RK2918 datasheet V1.0.pdf · 2014-08-27 · RK2918 Datasheet Rev 1.0 Rockchips Confidential 9 1.1.5 System Component CRU (clock & reset unit) Support clock

74HC594; 74HCT594 8-bit shift register with output register · SHR 10 shift register reset (active LOW) SHCP 11 shift register clock input STCP 12 storage register clock input STR

Using Digital Clock Managers (DCMs) in Spartan-3 FPGAs€¦ · Summary Digital Clock Managers ... Using Digital Clock Managers (DCMs) in ... a reset forces the DCM to reacquire and

RESET YOUR BIOLOGICAL CLOCKReset Your Biological Clock | 10 Reset Your Biological Clock How to Tinker With the Aging Process Not long ago, I held my first conference on something called

The Time Tracker ProgramReview through the assignment with a parent, friend or teacher. Is there a need to Revise? Reset- The clock will be Reset to plan the next assignment. Record-

Design Automation Conference DAC 2009microelectronics.esa.int/papers/DAC2009-SEU-TolerantMicroprocessor... · Inserting triple skewed clock/reset trees Clock Tree Synthesis (CTS)

Презентация PowerPoint · however this will not reset the clock. To reset the clock time you must press stop and then restart. 17 EXAMPLE OF HOW TO MEASURE A TX EYE DIAGRAM

STM32: Peripherals Emanuele Valeavalea/courses/HLEE503/CM/4_Interrupts.pdfEmanuele ALEVA - [email protected] 10 Reset and clock control (RCC) System clock (SYSCLK) selection (three di

ARM - Farnell element14€¢ Reset Controller (RSTC) – Based on Three Power-on Reset Cells – Provides External Reset Signal Shaping and Reset Sources Status • Clock Generator

Processor System Reset Module v5 - Xilinx · PDF fileThis is typically the AXI4-L ite interface clock, but could be any of the bus ... PG164 November 18, 2015. Processor System Reset

The Orthodox Clock and the Map of the World

Speedster7t Clock and Reset Architecture User Guide (UG083) · Programmable PLL with fractional-N divide and spread-spectrum clock generation Wide range of output frequencies supported:

DATA SHEET: SD3503...256B IRAM SFR Interrupt Controller Flash Memory 128B XRAM (persistent) Timer 0/1 System Clock XRAM Wake Up Timer Battery ADC Brown Out Reset Power On Reset Datasheet:

+ECO Solar Weather Clock Reset 9 Specifications …global.oregonscientific.com/manual/BAR332ES.pdf · Clock and Calendar ... the sun for a few hours to receive the amount of energy

Hello, and welcome to this presentation of the STM32L4 reset … · Hello, and welcome to this presentation of the STM32L4 reset and clock controller. 1

Reset your clock and stay in sync - AANA

Reset the tree’s life clock on degraded oak forest

MEC170x Data Sheet · 2018. 11. 4. · • Trace FIFO Debug Port (TFDP) • Integrated Standby Power Reset Generator - Reset Input Pin - Reset Output Pin • Clock Generator - 32.768KHz

System 450 Series Reset Control Modules with Real …cgproducts.johnsoncontrols.com/met_pdf/2476642888.pdfSystem 450™ Series Reset Control Modules with Real-Time Clock and Relay

74HC74; 74HCT74 Dual D-type flip-flop with set and reset ... · PDF fileThe 74HC74 and 74HCT74 are dual positive edge triggered D ... clock (nCP), set (nSD) and reset (nRD) inputs,

Renesas Starter Kit+ for RZ/A1H Tutorial Manual applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during

Web view05/12/2014 · It can be reset to zero through the Clock Control Register (CCR). ... They are the external oscillator and an internal pre-scalar clock respectively

Men’s Preseason Basketball Guide€¦ · the shot clock will be reset to 20 seconds, in an effort to enhance pace of play and the fl ow of the game. Shot Clock Reset, Technical

MSP430x1xx Family User's Guide (Rev. F) - TI. · PDF fileGlossary iv Glossary ACLK Auxiliary Clock See Basic Clock Module ADC Analog-to-Digital Converter BOR Brown-Out Reset See System

Multi-Domain Verification: When Clock, Power and Reset ... · Multi-Domain Verification: When Clock, Power and Reset Domains Collide ... I/O interfaces, ... or reset domain crossing

DECADE COUNTER/DIVIDER WITH DECODED - … in display applications where low power dissipation and/or low package count are important. This device has CLOCK, RESET, CLOCK INHIBIT, DISPLAY

16 ac ao GND 2 4 5 a 14 13 11 10 9 Vcc OUTPUT ENABLE LATCH CLOCK SHIFT CLOCK RESET saki