1bit comparator 90n cmos layout design

Upload: wei-ting-zhang

Post on 05-Jul-2018

224 views

Category:

Documents


0 download

TRANSCRIPT

  • 8/16/2019 1bit Comparator 90n CMOS Layout Design

    1/19

    1 BIT

    COMPARATO

    By

    1. CHONG WEI TING 1510104

    2. TAN YI QUAN 15101053. NUR AZIZAN BIN ANUAR 1510105

    4. ONG PEI CHEEI 1510105

    5. HENG TICK PONG 1510334

    UNIVERSITI MALAYSIA PERLIS 

    SCHOOL OF

    MICROELECTRONIC

    ENGINEERING 

    EMT 243 INTRODUCTION TO IC

    DESIGN 

    MINI PROJECT

    DESIGN PROBLEM 2:

    ONE BIT COMPARATOR CMOS

    LAYOUT DESIGN 

    Semester 2 

    Session 2015/2016 

  • 8/16/2019 1bit Comparator 90n CMOS Layout Design

    2/19

     INTRODUCTION

    Compares two different signal (Current, Voltage etcproduces the digital output based on the compariso

    Widely use in analog to digital converters (ADCs), me

    sensing circuits and recently also on chip transceiver

  • 8/16/2019 1bit Comparator 90n CMOS Layout Design

    3/19

    Applications of comparator :1) Voltage comparator : a comparator circuit that compares two voltage

    determines which one is greater. The result of this comparison is indic

    output voltage.

    2) Control applications in which the binary numbers representin

    variables such as temperature, position are compared with a reference

    outputs from the comparator are used to drive the actuators so as to physical variables closest to the set or reference value.

  • 8/16/2019 1bit Comparator 90n CMOS Layout Design

    4/19

      BLOCK DIAGRAM & SYMBOL

  • 8/16/2019 1bit Comparator 90n CMOS Layout Design

    5/19

      TRUTH TABLE

    A  B  A=B  A>B  A

    0  0  1  0 

    1  0  0  1 

    1  1  1  0 

  • 8/16/2019 1bit Comparator 90n CMOS Layout Design

    6/19

      K-MAP & BOOLEAN EQUATION UNDE

    DIFFERENCE CONDITION

    A=B

    B’= 0  B= 1

    A’= 0  1 0

    A= 1 0 1Out=A’ B’ + AB (XNOR) 

    A>B

    B’= 0  B= 1

    A’= 0  0 0

    A= 1 1 0Out=AB’ 

    A

  • 8/16/2019 1bit Comparator 90n CMOS Layout Design

    7/19

    GATE LEVEL SCHEMATICModification

    reduce transi

    capacities (Disfurther soo

  • 8/16/2019 1bit Comparator 90n CMOS Layout Design

    8/19

    Euler path 1= { A’, B, A ,B’ } Euler path 2 = { A’,B } Euler path 3 = { A, B’

    TRANSISTOR LEVEL SCHEMATIC

  • 8/16/2019 1bit Comparator 90n CMOS Layout Design

    9/19

    MODIFICATION VERSION

  • 8/16/2019 1bit Comparator 90n CMOS Layout Design

    10/19

    STICK DIAGRAM

    Contact

    P-diffusion

    N-diffusion

    PolysiliconN-well

    Metal 2

    Metal 1

  • 8/16/2019 1bit Comparator 90n CMOS Layout Design

    11/19

    CMOS LAYOUT DESIGN

    REFER NEXT SLIDEFOR DESIGN RULE

  • 8/16/2019 1bit Comparator 90n CMOS Layout Design

    12/19

    CMOS 90n DESIGN RULE

  • 8/16/2019 1bit Comparator 90n CMOS Layout Design

    13/19

      WAVEFORM SIMULATIO

  • 8/16/2019 1bit Comparator 90n CMOS Layout Design

    14/19

    COMPARE

    FUNCTIONAL SIMULATION

    USING QUARTUS 2

    LAYOUT SIMULATIONUSING MICROWIND

  • 8/16/2019 1bit Comparator 90n CMOS Layout Design

    15/19

    DISCUSSION

    Truth Table &

    Booleanexpression

    Gate leveldesign

    Transistorlevel

    design

    StickDiagram

    LayoutDesign

    Mini Project Process Flow

  • 8/16/2019 1bit Comparator 90n CMOS Layout Design

    16/19

    DISCUSSION

    Boolean expression 1= AB’ 

    Boolean expression 2= A’B 

    Boolean expression 3= A XNOR B

    Boolean expression 1= AB’ 

    Boolean expression 2= A’B 

    Boolean expression 3= AB’ + A’B

  • 8/16/2019 1bit Comparator 90n CMOS Layout Design

    17/19

    DISCUSSION

    A  B  A=B  A>B  A

  • 8/16/2019 1bit Comparator 90n CMOS Layout Design

    18/19

     CONCLUSION Comparator is a combinational logic circuit that used to compare at least

    and produce desired output while 1 bit comparator is design to compar

    voltages signal and producing an output when any three of the conditi

    A=B, A>B and A

  • 8/16/2019 1bit Comparator 90n CMOS Layout Design

    19/19

      he end