204222 digital system design
DESCRIPTION
204222 Digital System Design. Pradondet Nilagupta Department of Computer Engineering. Course Information. Class webpage: www.cpe.ku.ac.th/~pom/courses/204222/204222.html. Discussion Sections. You must signup for and attend one discussion section. - PowerPoint PPT PresentationTRANSCRIPT
![Page 1: 204222 Digital System Design](https://reader035.vdocument.in/reader035/viewer/2022062408/5681378a550346895d9f27f1/html5/thumbnails/1.jpg)
204222 Digital System Design
Pradondet Nilagupta
Department of Computer Engineering
![Page 2: 204222 Digital System Design](https://reader035.vdocument.in/reader035/viewer/2022062408/5681378a550346895d9f27f1/html5/thumbnails/2.jpg)
Course Information
• Class webpage:– www.cpe.ku.ac.th/~pom/courses/
204222/204222.html
![Page 3: 204222 Digital System Design](https://reader035.vdocument.in/reader035/viewer/2022062408/5681378a550346895d9f27f1/html5/thumbnails/3.jpg)
Discussion Sections
• You must signup for and attend one discussion section.
• Supplemental material given here to help with homework and labs.
• Written assignments will be returned in your discussion section.
• Sections start Friday.
![Page 4: 204222 Digital System Design](https://reader035.vdocument.in/reader035/viewer/2022062408/5681378a550346895d9f27f1/html5/thumbnails/4.jpg)
Course Description
• Boolean algebra – theory for digital design.
• Overview of implementation technology.
• Combinational logic design.
• Number representations and arithmetic.
• Sequential logic design – sync and async.
• VHDL and CAD tools utilized throughout.
![Page 5: 204222 Digital System Design](https://reader035.vdocument.in/reader035/viewer/2022062408/5681378a550346895d9f27f1/html5/thumbnails/5.jpg)
Textbook
• Fundamental of Digital Logic with VHDL Design 2nd – by Brown and Vranesic, 2005.
![Page 6: 204222 Digital System Design](https://reader035.vdocument.in/reader035/viewer/2022062408/5681378a550346895d9f27f1/html5/thumbnails/6.jpg)
Late Homework/Cheating
• No late homework/labs/projects will be accepted.
• Cheating will be not be tolerated and it will be strongly dealt with. This includes:– Passing off someone else’s hardware as yours.
– Copying someone else’s VHDL code.
– Copying someone’s homework/exam answers.
– etc.
![Page 7: 204222 Digital System Design](https://reader035.vdocument.in/reader035/viewer/2022062408/5681378a550346895d9f27f1/html5/thumbnails/7.jpg)
Lab Kits
• Many labs will use lab kits.
• These include numerous chips, boards, wires, and design tools.
• Distributed during first discussion section.
![Page 8: 204222 Digital System Design](https://reader035.vdocument.in/reader035/viewer/2022062408/5681378a550346895d9f27f1/html5/thumbnails/8.jpg)
Grading Policy
• Homework and Projects – 20 percent
• Midterms – 40 percent
• Final – 40 percent
![Page 9: 204222 Digital System Design](https://reader035.vdocument.in/reader035/viewer/2022062408/5681378a550346895d9f27f1/html5/thumbnails/9.jpg)
Chip Complexity
• 1963: transistor size = 50m
1mm
4 km
MEB
Ft. Douglas
![Page 10: 204222 Digital System Design](https://reader035.vdocument.in/reader035/viewer/2022062408/5681378a550346895d9f27f1/html5/thumbnails/10.jpg)
Chip Complexity
• 1975: transistor size = 10m
5mm
100 km
Salt Lake
Provo
![Page 11: 204222 Digital System Design](https://reader035.vdocument.in/reader035/viewer/2022062408/5681378a550346895d9f27f1/html5/thumbnails/11.jpg)
Chip Complexity
• 1985: transistor size = 2m
10mm 1000 km
NVUT
![Page 12: 204222 Digital System Design](https://reader035.vdocument.in/reader035/viewer/2022062408/5681378a550346895d9f27f1/html5/thumbnails/12.jpg)
Chip Complexity
• 1995: transistor size = 0.4m
15mm 7500 km
NorthAmerica
![Page 13: 204222 Digital System Design](https://reader035.vdocument.in/reader035/viewer/2022062408/5681378a550346895d9f27f1/html5/thumbnails/13.jpg)
SIA Roadmap
YEAR
1999 2001 2003 2006 2009 2012
xtor size
(m)
0.14 0.12 0.10 0.07 0.05 0.035
xtor/cm2
(million)
14 16 24 40 64 100
Chip size
(mm2)
800 850 900 1000 1100 1300
![Page 14: 204222 Digital System Design](https://reader035.vdocument.in/reader035/viewer/2022062408/5681378a550346895d9f27f1/html5/thumbnails/14.jpg)
Figure 1.1 A silicon wafer
![Page 15: 204222 Digital System Design](https://reader035.vdocument.in/reader035/viewer/2022062408/5681378a550346895d9f27f1/html5/thumbnails/15.jpg)
Standard Chips
• Realize common logic functions.
• Usually less than 100 transistors.
• Many common ones found in your lab kits.
• You will use them in a couple of labs.
• Not used much today as they occupy too much space on printed circuit boards (PCB).
![Page 16: 204222 Digital System Design](https://reader035.vdocument.in/reader035/viewer/2022062408/5681378a550346895d9f27f1/html5/thumbnails/16.jpg)
Programmable Logic Devices
• They can realize much more complicated logic circuits than a standard chip.
• Often reprogrammable.
• Field-programmable gate arrays (FPGA) will soon use more than 100 million xtors.
• Widely used today.
• You will use in one lab and your project.
![Page 17: 204222 Digital System Design](https://reader035.vdocument.in/reader035/viewer/2022062408/5681378a550346895d9f27f1/html5/thumbnails/17.jpg)
Figure 1.2 A field-programmable gate array chip
Memory blockGroup of 8 logic cells
Interconnectionwires
![Page 18: 204222 Digital System Design](https://reader035.vdocument.in/reader035/viewer/2022062408/5681378a550346895d9f27f1/html5/thumbnails/18.jpg)
Custom-designed Chips
• PLDs are not very efficient so they may not meet performance or cost objectives.
• May need to design a custom or semi-custom chip (also known as an ASIC).
• Advantage: optimized for given task.• Disadvantage: more complex design and
manufacturing process.• Custom VLSI design taught in CS/EE 5710.
![Page 19: 204222 Digital System Design](https://reader035.vdocument.in/reader035/viewer/2022062408/5681378a550346895d9f27f1/html5/thumbnails/19.jpg)
Title:(comtest1.ps)Creator:(ImageMagick)Preview:This EPS picture was not savedwith a preview included in it.Comment:This EPS picture will print to aPostScript printer, but not toother types of printers.
![Page 20: 204222 Digital System Design](https://reader035.vdocument.in/reader035/viewer/2022062408/5681378a550346895d9f27f1/html5/thumbnails/20.jpg)
Figure 1.3 The development process
Required product
Design specifications
Initial design
Simulation
Design correct?
Redesign
Prototype implementation
Testing
Meets specifications?
Finished product
Minor errors?
Make corrections
No
Yes
No
Yes
Yes
No
![Page 21: 204222 Digital System Design](https://reader035.vdocument.in/reader035/viewer/2022062408/5681378a550346895d9f27f1/html5/thumbnails/21.jpg)
Design concept
Successful design
Initial design
Simulation
Design correct?
Redesign
No
Yes
Figure 1.4 The basic design loop
![Page 22: 204222 Digital System Design](https://reader035.vdocument.in/reader035/viewer/2022062408/5681378a550346895d9f27f1/html5/thumbnails/22.jpg)
Figure 1.5 A printed circuit board
![Page 23: 204222 Digital System Design](https://reader035.vdocument.in/reader035/viewer/2022062408/5681378a550346895d9f27f1/html5/thumbnails/23.jpg)
Figure 1.6 Design flow for logic circuits
Design interconnection between blocks
Functional simulation of complete system
Correct?
Physical mapping
Timing simulation
Correct?
Implementation
No
Yes
No
Yes
Design one block Design one block
Partition
Design conceptA
B
C
D
![Page 24: 204222 Digital System Design](https://reader035.vdocument.in/reader035/viewer/2022062408/5681378a550346895d9f27f1/html5/thumbnails/24.jpg)
Figure 1.7 Completion of PCB development
Implementation
Finished PCB
Build prototype
Testing
Correct?
Modify prototype
No
Yes
Minor errors?
Yes
Go to A, B, C, or D in Figure 1.6
No
![Page 25: 204222 Digital System Design](https://reader035.vdocument.in/reader035/viewer/2022062408/5681378a550346895d9f27f1/html5/thumbnails/25.jpg)
Theory and Practice
• Numerous CAD tools available for design.
• Why study the theory and not just the tools?– Designer must provide good specification.– This theory is utilized in these tools, and it
helps you understand what the tools do.– Designer must understand the effects of
optional processing steps.– It is intellectually challenging.