3.3v cmos/pecl/lvds output smd vcxo - … · 3033 2 e s p e ranza , r an c ho s an t a mar g ar it...

7.0 x 5.08 x 1.8mm| | | | | | | | | | | | | | |

APVV SERIES

STANDARD SPECIFICATIONS:

APPLICATIONS:FEATURES:

3033 2 E s p e ranza , R an c ho S an t a Mar g ar it a , Ca lif o r nia 9268 8 tel 949-546-8000 | f ax 949-546-800 1 | ww w . abra c on .c o m

Revised: 01.17.13Visit www.abracon.com for Terms & Conditions of Sale ABRACON IS

CERTIFIED

ABRACON IS ISO9001:2008

CERTIFIED

• CMOS, PECL or LVDS Output • SONET, Fiber Channel, SERDES HDTV, OBSAI, CPRI, PCI Express, 1394

Key Electrical Specifications – CMOS

3.3V CMOS/PECL/LVDS OUTPUT SMD VCXO

• Low Integrated rms jitter (1ps max. over 12kHz to 20MHz BW)• Low Profile, Seam-Sealed Package (5.08 x 7.0 x1.8mm)• Wide Frequency Pull Range (±100 ppm min.)

Parameters Minimum Typical Maximum Units Notes

Frequency Range CMOS 32.0 200

MHz Fund. or 3rd OT

LVDS 32.0 640 Fund., 3rd OT, or Mult. PECL 32.0 640 Fund., 3rd OT, or Mult.

Operating Temperature 0 +70 °C See options Storage Temperature -55 +125 °C Overall Frequency Stability -100 +100 ppm See options

Supply Voltage (Vdd) 2.25 2.5 2.75 See options 2.97 3.3 3.63 V Standard

Control Voltage (Vc) 0.3 2.5 V Vdd=2.5V±10% 0 3.3 Vdd=3.3V±10%

Linearity -10 10 % Pullability ±100 ppm Transfer Function Positive Aging -3.0 +3.0 ppm @+25°C First year

Tri-state Function (Stand-by)

CMOS "1" (VIH≥0.7*Vdd) or Open: Oscillation "0" (VIH<0.3*Vdd) : Hi Z

PECL (P option) "1" (VIH≥0.7*Vdd) or Open: Hi Z "0" (VIH<0.3*Vdd) : Oscillation

PECL (P1 option) "1" (VIH≥0.7*Vdd) or Open: Oscillation "0" (VIH<0.3*Vdd) : Hi Z

LVDS "1" (VIH≥0.7*Vdd) or Open: Oscillation "0" (VIH<0.3*Vdd) : Hi Z


Supply Current (Idd)

35 50

mA

32.000MHz ~ 63.999MHz 45 65 64.000MHz ~99.999MHz 55 70 100.000MHz ~ 149.999MHz

60 75 150.000MHz ~ 200.000MHz

Output Logic Level VOH 0.9*Vdd V VOL 0.1*Vdd

Rise Time/Fall Time Tr/Tf

2 3

ns

32.000MHz ~ 63.999MHz 2 2.5 64.000MHz ~99.999MHz 1.5 2 100.000MHz ~ 149.999MHz

1.2 1.5 150.000MHz ~ 200.000MHz

Duty Cycle 45 50 55 %

Start-up Time

4.0 7 32.000MHz ~ 63.999MHz 3.0 5 64.000MHz ~99.999MHz 2.0 4 100.000MHz ~ 149.999MHz

2.0 4 150.000MHz ~ 200.000MHz

Integrated Phase Jitter RMS (JPH)

0.5 1

ps

32.000MHz ~ 63.999MHz 0.5 1 64.000MHz ~99.999MHz 0.5 1 100.000MHz ~ 149.999MHz

0.5 1 150.000MHz ~ 200.000MHz

Period Jitter RMS (JPER)

3.0 7

ps


3.0 7 150.000MHz ~ 200.000MHz

Pb RoHS/RoHS II Compliant and Pb free.

| | | | | | | | | | | | | | |

APVV SERIES



CERTIFIED


CERTIFIED


Key Electrical Specifications – PECL

7.0 x 5.08 x 1.8mm



60 75

mA


100 120 200.000MHz ~ 319.000MHz

110 130 320.000MHz ~ 479.000MHz

110 130 480.000MHz ~ 640.000MHz

Output Logic Level VOH Vdd-1.025 Vdd-0.888 V VOL Vdd-1.810 Vdd-1.620 V


0.5 1

ps

32.000MHz ~ 63.999MHz 0.4 0.7 64.000MHz ~119.999MHz 0.3 0.5 120.000MHz ~ 199.999MHz

0.3 0.5 200.000MHz ~ 319.000MHz

0.3 0.5 320.000MHz ~ 479.000MHz

0.3 0.5 480.000MHz ~ 640.000MHz

Duty Cycle 45 50 55 % Differential

Start-up Time

4.0 7

ms


2.0 4 200.000MHz ~ 319.000MHz

2.0 4 320.000MHz ~ 479.000MHz

2.0 4 480.000MHz ~ 640.000MHz


0.5 1

ps


0.5 1 200.000MHz ~ 319.000MHz

0.5 1 320.000MHz ~ 479.000MHz

0.5 1 480.000MHz ~ 640.000MHz


3.0 7

ps


3.0 7 200.000MHz ~ 319.000MHz

3.0 7 320.000MHz ~ 479.000MHz

3.0 7 480.000MHz ~ 640.000MHz


Key Electrical Specifications – L VDS



60 75

mA


100 120 200.000MHz ~ 319.000MHz

110 130 320.000MHz ~ 479.000MHz

110 130 480.000MHz ~ 640.000MHz

Output Differential Voltage (VOD) 247 355 454 mV Delta Differential Voltage (∆VOD) -50 50 mV Output Offset Voltage (VOS) 1.125 1.2 1.375 V RL=100Ω

Power Off Leakage Current (IOXD) ±1 ±10 uA Vout=VDD or GND VDD=0V

Delta Offset Voltage (∆VOS) 0 3 25 mV RL=100Ω

Output Logic Level VOH 1.4 1.6 V VOL 0.9 1.1 Peak to Peak Output Swing (Vpp) 350 mV


0.6 1

ps RL=100Ω, CL=10pF

0.5 0.8 0.4 0.6 0.3 0.5 0.3 0.5 0.3 0.5

Duty Cycle 45 50 55 %

Start-up Time

4.0 7

ms


2.0 4 200.000MHz ~ 319.000MHz

2.0 4 320.000MHz ~ 479.000MHz

2.0 4 480.000MHz ~ 640.000MHz


0.5 1

ps

32.000MHz ~ 63.999MHz 0.5 1 64.000MHz ~119.999MHz 0.5 1 120.000MHz ~ 199.999MHz 0.5 1 200.000MHz ~ 319.000MHz 0.5 1 320.000MHz ~ 479.000MHz 0.5 1 480.000MHz ~ 640.000MHz


3.0 7

ps

32.000MHz ~ 63.999MHz 3.0 7 64.000MHz ~119.999MHz 3.0 7 120.000MHz ~ 199.999MHz 3.0 7 200.000MHz ~ 319.000MHz 3.0 7 320.000MHz ~ 479.000MHz 3.0 7 480.000MHz ~ 640.000MHz

| | | | | | | | | | | | | | |

APVV SERIES



CERTIFIED


CERTIFIED


7.0 x 5.08 x 1.8mmPb RoHS/RoHS II Compliant and Pb free.

| | | | | | | | | | | | | | |

APVV SERIES



CERTIFIED


CERTIFIED

3.3V CMOS/PECL/LVDS OUTPUT SMD VCXO7.0 x 5.08 x 1.8mm

PHASE NOISE

CMOS Frequency range Frequency Phase Noise

(MHz) (MHz) 1kHz 10kHz 100kHz 32.000000 63.999999 -85 -107 -122 64.000000 99.999999 -85 -107 -122 100.000000 149.999999 -85 -107 -122 150.000000 200.000000 -85 -107 -122

PECL

Frequency range Frequency Phase Noise (MHz) (MHz) 1kHz 10kHz 100kHz

32.000000 63.999999 -85 -107 -122 64.000000 119.999999 -85 -107 -122 120.000000 199.999999 -85 -107 -122 200.000000 319.999999 -85 -107 -122 320.000000 479.999999 -85 -107 -122 480.000000 640.000000 -85 -107 -122

LVDS

Frequency range Frequency Phase Noise (MHz) (MHz) 1kHz 10kHz 100kHz

32.000000 63.999999 -85 -107 -122 64.000000 119.999999 -85 -107 -122 120.000000 199.999999 -85 -107 -122 200.000000 319.999999 -85 -107 -122 320.000000 479.999999 -85 -107 -122 480.000000 640.000000 -85 -107 -122


| | | | | | | | | | | | | | |

APVV SERIES Pb



CERTIFIED


CERTIFIED


(left blank if standard)

OPTIONS AND PART IDENTIFICATION:

RoHS/RoHS II Compliant and Pb free.

APVV - MHz - - - -

* Temp optio ns I, D and 0°C to +70°C only

Supply Voltage Blank: 3.3V±10%

1: 2.5V±10%

Packaging Blank: Bulk

T: 1,000pcs/reel T3: 3,000pcs/reel

Frequency in MHz e.g. 14.31818MHz 24.576MHz 26.000MHz 200.000MHz 600.000MHz

Operating Temp. I: 0°C ~ +50°C

D: -10°C ~ +60°C E: -20°C ~ +70°C F: -30°C ~ +70°C N: -30°C ~ +85°C L: -40°C ~ +85°C

Overall Freq. Stability

J(*): ±20ppm R: ±25ppm K: ±30ppm H: ±35ppm B: ±40ppm C: ±50ppm

Output Type C: CMOS P: PECL

P1: PECL1 V: LVDS

TRI-STATE PIN OPERATION:

OUTPUT TYPE OPTION PIN 2 logic level* Output State (Tri-state)

P PECL 0 (Default) Enabled

1 Tri-state

P1 PECL1 1 Enabled 0 Tri-state

V LVDS 0 Tri-state

1(Default) Enabled Connect to VDD for logic level "1", connect to ground for logic level "0".

| | | | | | | | | | | | | | |

APVV SERIES



CERTIFIED


CERTIFIED


Dimensions: inches (mm)

PIN # Function 1 Vc 2 Tri-state 3 GND 4 Output

5 NC: CMOS

Complimentary output: PECL LVDS 6 Vdd

Note: Recommend using an approximately 0.01uF bypass capacitor between PIN 3 and 6.

MECHANICAL DIMENSIONS

REFLOW PROFILE


| | | | | | | | | | | | | | |

APVV SERIES



CERTIFIED


CERTIFIED


T= Tape and reel (1,000pcs/reel)

Dimensions: mm

TAPE & REEL

ATTENTION: Abracon Corporation’s products are COTS – Commercial-Off-The-Shelf products; suitable for Commercial, Industrial and, where designated, Automotive Applica-tions. Abracon’s products are not specifically designed for Military, Aviation, Aerospace, Life-dependant Medical applications or any application requiring high reliability where component failure could result in loss of life and/or property. For applications requiring high reliability and/or presenting an extreme operating environment, written consent and authorization from Abracon Corporation is required. Please contact Abracon Corporation for more information.


3.3v cmos/pecl/lvds output smd vcxo - … · 3033 2 e s p e ranza , r an c ho s an t a mar g ar it...

Documents