74hc175

DATA SHEET

Product specificationSupersedes data of December 1990File under Integrated Circuits, IC06

1998 Jul 08

INTEGRATED CIRCUITS

74HC/HCT175Quad D-type flip-flop with reset;positive-edge trigger

For a complete data sheet, please also download:

The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC06 74HC/HCT/HCU/HCMOS Logic Package Information The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

1998 Jul 08 2

Philips Semiconductors Product specification

Quad D-type flip-flop with reset; positive-edge trigger 74HC/HCT175

FEATURES Four edge-triggered D flip-flops Output capability: standard ICC category: MSI

GENERAL DESCRIPTIONThe 74HC/HCT175 are high-speed Si-gate CMOS devicesand are pin compatible with low power Schottky TTL(LSTTL). They are specified in compliance with JEDECstandard no. 7A.

The 74HC/HCT175 have four edge-triggered, D-typeflip-flops with individual D inputs and both Q and Qoutputs.The common clock (CP) and master reset (MR) inputs loadand reset (clear) all flip-flops simultaneously.The state of each D input, one set-up time before theLOW-to-HIGH clock transition, is transferred to thecorresponding output (Qn) of the flip-flop.All Qn outputs will be forced LOW independently of clockor data inputs by a LOW voltage level on the MR input.The device is useful for applications where both the trueand complement outputs are required and the clock andmaster reset are common to all storage elements.

QUICK REFERENCE DATAGND = 0 V; Tamb = 25 C; tr = tf = 6 ns

Notes1. CPD is used to determine the dynamic power dissipation (PD in W):

PD = CPD VCC2 fi + (CL VCC2 fo) where:fi = input frequency in MHzfo = output frequency in MHz (CL VCC2 fo) = sum of outputsCL = output load capacitance in pFVCC = supply voltage in V

2. For HC the condition is VI = GND to VCCFor HCT the condition is VI = GND to VCC 1.5 V

SYMBOL PARAMETER CONDITIONSTYPICAL

UNITHC HCT

tPHL propagation delay CL = 15 pF; VCC = 5 VCP to Qn, Qn 17 16 nsMR to Qn 15 19 ns

tPLH propagation delayCP to Qn, Qn 17 16 nsMR to Qn 15 16 ns

fmax maximum clock frequency 83 54 MHzCI input capacitance 3.5 3.5 pFCPD power dissipation capacitance per flip-flop notes 1 and 2 32 34 pF

1998 Jul 08 3



ORDERING INFORMATION

PIN DESCRIPTION

TYPENUMBER

PACKAGE

NAME DESCRIPTION VERSION74HC175N;74HCT175N

DIP16 plastic dual in-line package; 16 leads (300 mil); long body SOT38-1

74HC175D;74HCT175D

SO16 plastic small outline package; 16 leads; body width 3.9 mm SOT109-1

74HC175DB;74HCT175DB

SSOP16 plastic shrink small outline package; 16 leads; body width 5.3 mm SOT338-1

74HC175PW;74HCT175PW

TSSOP16 plastic thin shrink small outline package; 16 leads; body width 4.4 mm SOT403-1

PIN NO. SYMBOL NAME AND FUNCTION1 MR master reset input (active LOW)2, 7, 10, 15 Q0 to Q3 flip-flop outputs3, 6, 11, 14 Q0 to Q3 complementary flip-flop outputs4, 5, 12, 13 D0 to D3 data inputs8 GND ground (0 V)9 CP clock input (LOW-to-HIGH, edge-triggered)16 VCC positive supply voltage

Fig.1 Pin configuration. Fig.2 Logic symbol. Fig.3 IEC logic symbol.

1998 Jul 08 4



FUNCTION TABLE

Note1. H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transitionL = LOW voltage levelI = LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition = LOW-to-HIGH CP transitionX = dont care

OPERATING MODESINPUTS OUTPUTS

MR CP Dn Qn Qnreset (clear) L X X L Hload 1 H h H Lload 0 H I L H

Fig.4 Functional diagram.

Fig.5 Logic diagram.

1998 Jul 08 5



DC CHARACTERISTICS FOR 74HCFor the DC characteristics see 74HC/HCT/HCU/HCMOS Logic Family Specifications.Output capability: standardICC category: MSI

AC CHARACTERISTICS FOR 74HCGND = 0 V; tr = tf = 6 ns; CL = 50 pF

SYMBOL PARAMETER

Tamb (C)

UNIT

TEST CONDITIONS

74HCVCC(V)

WAVEFORMS+25 40 to +85 40 to +125

min. typ. max. min. max. min. max.tPHL/ tPLH propagation delay

CP to Qn, Qn55 175 220 265 ns 2.0 Fig.620 35 44 53 4.516 30 37 45 6.0

tPHL/ tPLH propagation delayMR to Qn, Qn

50 150 190 225 ns 2.0 Fig.818 30 38 45 4.514 26 33 38 6.0

tTHL/ tTLH output transition time 19 75 95 110 ns 2.0 Fig.67 15 19 22 4.56 13 16 19 6.0

tW clock pulse widthHIGH or LOW

80 22 100 120 ns 2.0 Fig.616 8 20 24 4.514 6 17 20 6.0

tW master reset pulse widthLOW

80 19 100 120 ns 2.0 Fig.816 7 20 24 4.514 6 17 20 6.0

trem removal timeMR to CP

5 33 5 5 ns 2.0 Fig.85 12 5 5 4.55 10 5 5 6.0

tsu set-up timeDn to CP

80 3 100 120 ns 2.0 Fig.716 1 20 24 4.514 1 17 20 6.0

th hold timeCP to Dn

25 2 30 40 ns 2.0 Fig.75 0 6 8 4.54 0 5 7 6.0

fmax maximum clock pulsefrequency

6.0 25 4.8 4.0 MHz 2.0 Fig.630 75 24 20 4.535 89 28 24 6.0

1998 Jul 08 6



DC CHARACTERISTICS FOR 74HCTFor the DC characteristics see 74HC/HCT/HCU/HCMOS Logic Family Specifications.Output capability: standardICC category: MSI

Note to HCT typesThe value of additional quiescent supply current (ICC) for a unit load of 1 is given in the family specifications.To determine ICC per input, multiply this value by the unit load coefficient shown in the table below.

AC CHARACTERISTICS FOR 74HCTGND = 0 V; tr = tf = 6 ns; CL = 50 pF

INPUT UNIT LOAD COEFFICIENTMR 1.00CP 0.60Dn 0.40

SYMBOL PARAMETER

Tamb (C)

UNIT

TEST CONDITIONS

74HCTVCC(V)

WAVEFORMS+25 40 to +85 40 to +125

min. typ. max. min. max. min. max.tPHL/ tPLH propagation delay

CP to Qn, Qn19 33 41 50 ns 4.5 Fig.6

tPHL propagation delayMR to Qn

22 38 48 57 ns 4.5 Fig.8

tPLH propagation delayMR to Qn

19 35 44 53 ns 4.5 Fig.8

tTHL/ tTLH output transition time 7 15 19 22 ns 4.5 Fig.6

tW clock pulse widthHIGH or LOW

20 12 25 30 ns 4.5 Fig.6

tW master reset pulse widthLOW

20 11 25 30 ns 4.5 Fig.8

trem removal timeMR to CP

5 10 5 5 ns 4.5 Fig.8

tsu set-up timeDn to CP

16 5 20 24 ns 4.5 Fig.7

th hold timeCP to Dn

5 0 5 5 ns 4.5 Fig.7

fmax maximum clock pulsefrequency

25 49 20 17 MHz 4.5 Fig.6

1998 Jul 08 7



AC WAVEFORMS

Fig.6 Waveforms showing the clock (CP) tooutputs (Qn, Qn) propagation delays, theclock pulse width, output transition timesand the maximum clock pulse frequency.

(1) HC : VM = 50%; VI = GND to VCC.HCT : VM = 1.3 V; VI = GND to 3 V.

Fig.7 Waveforms showing the data set-up andhold times for the data input (Dn).

The shaded areas indicate when the input ispermitted to change for predictable outputperformance.(1) HC : VM = 50%; VI = GND to VCC.

HCT : VM = 1.3 V; VI = GND to 3 V.

Fig.8 Waveforms showing the master reset (MR)pulse width, the master reset to outputs(Qn, Qn) propagation delays and the masterreset to clock (CP) removal time.

(1) HC : VM = 50%; VI = GND to VCC.HCT : VM = 1.3 V; VI = GND to 3 V.

1998 Jul 08 8



PACKAGE OUTLINES

UNIT Amax.1 2 b1 c E e MHL

REFERENCESOUTLINEVERSION

EUROPEANPROJECTION ISSUE DATE

IEC JEDEC EIAJ

mm

inches

DIMENSIONS (inch dimensions are derived from the original mm dimensions)

SOT38-1 92-10-0295-01-19

A min.

A max. b max.wMEe1

1.401.14

0.0550.045

0.530.38

0.320.23

21.821.4

0.860.84

6.486.20

0.260.24

3.93.4

0.150.13

0.2542.54 7.62

0.30

8.257.80

0.320.31

9.58.3

0.370.33

2.2

0.087

4.7 0.51 3.7

0.15 0.0210.0150.0130.009 0.010.100.0200.19

050G09 MO-001AE

MH

c

(e )1

ME

A

L

sea

ting

plan

e

A1

w Mb1

e

D

A2

Z

16

1

9

8

b

E

pin 1 index

0 5 10 mm

scale

Note1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

(1) (1)D(1)Z

DIP16: plastic dual in-line package; 16 leads (300 mil); long body SOT38-1

1998 Jul 08 9



X

w M

AA1A2

bp

D

HE

Lp

Q

detail X

E

Z

e

c

L

v M A

(A )3

A

8

9

1

16

y

pin 1 index

UNIT Amax. A1 A2 A3 bp c D(1) E(1) (1)e HE L Lp Q Zywv



IEC JEDEC EIAJ

mm

inches

1.75 0.250.101.451.25 0.25

0.490.36

0.250.19

10.09.8

4.03.8 1.27

6.25.8

0.70.6

0.70.3 8

0o

o

0.25 0.1

DIMENSIONS (inch dimensions are derived from the original mm dimensions)


1.00.4

SOT109-1 95-01-2397-05-22 076E07S MS-012AC

0.069 0.0100.0040.0570.049 0.01

0.0190.014

0.01000.0075

0.390.38

0.160.15 0.050

1.05

0.0410.2440.2280.0280.020

0.0280.0120.01

0.25

0.01 0.0040.0390.016

0 2.5 5 mm

scale

SO16: plastic small outline package; 16 leads; body width 3.9 mm SOT109-1

1998 Jul 08 10



UNIT A1 A2 A3 bp c D(1) E (1) e HE L Lp Q Zywv



IEC JEDEC EIAJ

mm 0.210.051.801.65 0.25

0.380.25

0.200.09

6.46.0

5.45.2 0.65 1.25

7.97.6

1.030.63

0.90.7

1.000.55

80

o

o0.130.2 0.1

DIMENSIONS (mm are the original dimensions)


SOT338-1 94-01-1495-02-04

(1)

w Mbp

D

HE

E

Z

e

c

v M A

XA

y

1 8

16 9

AA1A2

Lp

Q

detail X

L

(A )3

MO-150AC

pin 1 index

0 2.5 5 mm

scale

SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm SOT338-1

Amax.

2.0

1998 Jul 08 11



UNIT A1 A2 A3 bp c D (1) E (2) (1)e HE L Lp Q Zywv



IEC JEDEC EIAJ

mm 0.150.050.950.80

0.300.19

0.20.1

5.14.9

4.54.3 0.65

6.66.2

0.40.3

0.400.06

80

o

o0.13 0.10.21.0

DIMENSIONS (mm are the original dimensions)

Notes1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

0.750.50

SOT403-1 MO-153 94-07-1295-04-04

w Mbp

D

Z

e

0.25

1 8

16 9

AA1A2

Lp

Q

detail X

L

(A )3

HE

E

c

v M A

XA

y

0 2.5 5 mm

scale

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm SOT403-1

Amax.

1.10

pin 1 index

1998 Jul 08 12



SOLDERING

Introduction

There is no soldering method that is ideal for all ICpackages. Wave soldering is often preferred whenthrough-hole and surface mounted components are mixedon one printed-circuit board. However, wave soldering isnot always suitable for surface mounted ICs, or forprinted-circuits with high population densities. In thesesituations reflow soldering is often used.This text gives a very brief insight to a complex technology.A more in-depth account of soldering ICs can be found inour Data Handbook IC26; Integrated Circuit Packages(order code 9398 652 90011).

DIP

SOLDERING BY DIPPING OR BY WAVEThe maximum permissible temperature of the solder is260 C; solder at this temperature must not be in contactwith the joint for more than 5 seconds. The total contacttime of successive solder waves must not exceed5 seconds.

The device may be mounted up to the seating plane, butthe temperature of the plastic body must not exceed thespecified maximum storage temperature (Tstg max). If theprinted-circuit board has been pre-heated, forced coolingmay be necessary immediately after soldering to keep thetemperature within the permissible limit.

REPAIRING SOLDERED JOINTS

Apply a low voltage soldering iron (less than 24 V) to thelead(s) of the package, below the seating plane or notmore than 2 mm above it. If the temperature of thesoldering iron bit is less than 300 C it may remain incontact for up to 10 seconds. If the bit temperature isbetween 300 and 400 C, contact may be up to 5 seconds.

SO, SSOP and TSSOP

REFLOW SOLDERING

Reflow soldering techniques are suitable for all SO, SSOPand TSSOP packages.Reflow soldering requires solder paste (a suspension offine solder particles, flux and binding agent) to be appliedto the printed-circuit board by screen printing, stencilling orpressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example,thermal conduction by heated belt. Dwell times varybetween 50 and 300 seconds depending on heatingmethod.

Typical reflow temperatures range from 215 to 250 C.Preheating is necessary to dry the paste and evaporatethe binding agent. Preheating duration: 45 minutes at45 C.

WAVE SOLDERING

Wave soldering can be used for all SO packages. Wavesoldering is not recommended for SSOP and TSSOPpackages, because of the likelihood of solder bridging dueto closely-spaced leads and the possibility of incompletesolder penetration in multi-lead devices.

If wave soldering is used - and cannot be avoided forSSOP and TSSOP packages - the following conditionsmust be observed: A double-wave (a turbulent wave with high upward

pressure followed by a smooth laminar wave) solderingtechnique should be used.

The longitudinal axis of the package footprint must beparallel to the solder flow and must incorporate solderthieves at the downstream end.

Even with these conditions: Only consider wave soldering SSOP packages that

have a body width of 4.4 mm, that isSSOP16 (SOT369-1) or SSOP20 (SOT266-1).

Do not consider wave soldering TSSOP packageswith 48 leads or more, that is TSSOP48 (SOT362-1)and TSSOP56 (SOT364-1).

During placement and before soldering, the package mustbe fixed with a droplet of adhesive. The adhesive can beapplied by screen printing, pin transfer or syringedispensing. The package can be soldered after theadhesive is cured.

Maximum permissible solder temperature is 260 C, andmaximum duration of package immersion in solder is10 seconds, if cooled to less than 150 C within6 seconds. Typical dwell time is 4 seconds at 250 C.A mildly-activated flux will eliminate the need for removalof corrosive residues in most applications.

1998 Jul 08 13



REPAIRING SOLDERED JOINTS

Fix the component by first soldering two diagonally- opposite end leads. Use only a low voltage soldering iron (lessthan 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 C. When using adedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 C.

DEFINITIONS

LIFE SUPPORT APPLICATIONSThese products are not designed for use in life support appliances, devices, or systems where malfunction of theseproducts can reasonably be expected to result in personal injury. Philips customers using or selling these products foruse in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from suchimproper use or sale.

Data sheet statusObjective specification This data sheet contains target or goal specifications for product development.Preliminary specification This data sheet contains preliminary data; supplementary data may be published later.Product specification This data sheet contains final product specifications.Limiting valuesLimiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one ormore of the limiting values may cause permanent damage to the device. These are stress ratings only and operationof the device at these or at any other conditions above those given in the Characteristics sections of the specificationis not implied. Exposure to limiting values for extended periods may affect device reliability.Application informationWhere application information is given, it is advisory and does not form part of the specification.

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.

74hc175

Documents