Upload File

a 130 nm sub-vt power-gated processor for body sensor network applications

  • Home
  • Documents
  • A 130 nm Sub-VT Power-Gated Processor for Body Sensor Network Applications
15
A 130 nm Sub-VT Power-Gated Processor for Body Sensor Network Applications Yanqing Zhang Yousef Shakhsheer 1

Upload: ketan

Post on 22-Feb-2016

34 views

Category:

Documents


0 download

Report

Tags:

DESCRIPTION

A 130 nm Sub-VT Power-Gated Processor for Body Sensor Network Applications. Yanqing Zhang Yousef Shakhsheer. Motivation. To reduce energy while idling without degrading performance, especially in battery constrained applications i.e. ECG algorithm – Sampling rate is 1 kHz - PowerPoint PPT Presentation

TRANSCRIPT

Page 1: A 130 nm Sub-VT Power-Gated Processor for Body Sensor Network Applications

1

A 130 nm Sub-VT Power-Gated Processor for Body Sensor Network Applications

Yanqing ZhangYousef Shakhsheer

Page 2: A 130 nm Sub-VT Power-Gated Processor for Body Sensor Network Applications

MotivationTo reduce energy while idling without

degrading performance, especially in battery constrained applications

i.e. ECG algorithm – Sampling rate is 1 kHzAverage time to process one sample is 20

µs 980 µs of idle timeOpportunity for savings!

Page 3: A 130 nm Sub-VT Power-Gated Processor for Body Sensor Network Applications

Methodology• RTL• CPF • Place files in RTL

Compiler • Load Encounter• Commit CPF in Encounter

Page 4: A 130 nm Sub-VT Power-Gated Processor for Body Sensor Network Applications

Methodology• Move power domain

macro modules• Encounter leaves a row

and column between different domains

Page 5: A 130 nm Sub-VT Power-Gated Processor for Body Sensor Network Applications

Methodology• Add power switches in

respective power domain

Page 6: A 130 nm Sub-VT Power-Gated Processor for Body Sensor Network Applications

Methodology• Specify switch topology

Page 7: A 130 nm Sub-VT Power-Gated Processor for Body Sensor Network Applications

Methodology• Specify Global Net

Connections• Verilog has no concept of

VDD and GNDs, let alone different power domains

• Use “Override prior connection” button to your convenience

• Important step in flow

Page 8: A 130 nm Sub-VT Power-Gated Processor for Body Sensor Network Applications

Methodology• A successfully

floorplanned design that is power-gate ready

• Rest of flow is same as SOC place and route flow

• Yay! So CPF retains the convenience synthesis flow brings us, with powerful flexibility for low power design

Page 9: A 130 nm Sub-VT Power-Gated Processor for Body Sensor Network Applications

Our design

Page 10: A 130 nm Sub-VT Power-Gated Processor for Body Sensor Network Applications

Header Topologies – Lumped vs Distributed

Metric Best ChoiceIR Drop Lumped

Delay degradation DistributedPower gating savings Distributed

Recovery time LumpedBreakeven cycles DistributedEase of Design Lumped

Page 11: A 130 nm Sub-VT Power-Gated Processor for Body Sensor Network Applications

What we learned• Required to break the

VDD connection on the standard cell libraries

• Inherent VDD makes our life harder

Page 12: A 130 nm Sub-VT Power-Gated Processor for Body Sensor Network Applications

What we learned • Our set of tools will not

automatically characterize headers and decide on sizing

• Header sizing is hard• Trade offs in metrics

8.4 um 16.8 um 33.6 um 67.2 um 134.4 um0.95

1

1.05

1.1

1.15

1.2

1.25

1.3

Switching Time Overhead

Page 13: A 130 nm Sub-VT Power-Gated Processor for Body Sensor Network Applications

Header Sizing

8.4 um 16.8 um 33.6 um 67.2 um 134.4 um0.920.930.940.950.960.970.980.99

1

Vrail Min

8.4 um 16.8 um 33.6 um 67.2 um 134.4 um0

0.0050.01

0.0150.02

0.0250.03

0.0350.04

0.0450.05

Energy During Power Gat-ing

Page 14: A 130 nm Sub-VT Power-Gated Processor for Body Sensor Network Applications

Header Sizing

8.4 um 16.8 um 33.6 um 67.2 um 134.4 um0

0.020.040.060.080.1

0.120.140.160.180.2

Recovery Time

8.4 um 16.8 um 33.6 um 67.2 um 134.4 um0.00

200.00

400.00

600.00

800.00

1000.00

1200.00

Break Even Cycles

Page 15: A 130 nm Sub-VT Power-Gated Processor for Body Sensor Network Applications

Class Specific Action & Future Work• Using CPF to do header

insertion• Making tutorial

• Script based flow• Tool for analyzing header

sizing


GATED COMMUNITY

Gated Myocardial SPECT

GP Gated Community_English_merged.pdf

Semiconductor Device Engineering and Crosslight TCAD · Auto Extraction of Threshold Voltage by CrosslightView Vt=0.876V Vt=0.486V Vt=1.16V Vt=0.653V Vt=1.56V Vt=0.793V Vt=2.142V

MAPA DE VALORES DE TERRENOS Y … san jose goicoechea... · nm æ æ nm nm æ nm nm nm æ nm æ nm nm nm æ nm nm nm nm æ nm æ nm nm nm æ nm nm æ æ æ æ æ nm nm æ æ æ nm

VT 400 - VT 260 - VT 160 - Emco Group UK

LLFL0324D-VT LLFL0339D-VT LLFL0354D-VT - Lumencia

Gated Ion Channels

Dual-Gated Active Metasurface at 1550 nm with Wide (>300°) … · nanoscale subwavelength antenna arrays can enable real-time control of scattered light amplitude and phase. Achievement

geospasial.bnpb.go.idgeospasial.bnpb.go.id/.../PETA-SEBARAN-PENDIDIKAN-DI-SEKITAR-GUNUNG... · nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm

Gated Enclave

Voltage gated channels

MAPA DE VALORES DE TERRENOS POR ZONAS … del Canton Alajuela 0… · nm nm æ nm nm æ nm nm nm nm æ æ nm nm nm nm nm æ nm nm nm nm æ nm nm nm nm æ æ æ æ nm nm æ nm nm nm

GATED DEVELOPMENT POLICY

Residential environment quality and neighborhood attachment in open and gated … · urban residential environment types – open and gated communities. Gated communities Gated communities

Gated SPECT; DSNMC

#Estero Gated Communities

DOUGLAS COUNTY SCHOOL BOARD DISTRICTS - dcssga.org · nm nm nm nm nm nm nmnm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nmnm nm

The gated globe

VT ElektroPlast VT Battery

Gated Spect

Building Gated Cities - Common Sense Policy Roundtablecommonsensepolicyroundtable.org/.../Building-Gated-Cities-October... · Building Gated Cities ... Planning for Growth ... •

Gated Communities Research Conference 2013about.brighton.ac.uk/gated/files/9613/7243/8086/Gated_Communities...Gated Communities Research Conference 2013 ... Planning Institute and

Generating more realistic images using gated MRF'spapers.nips.cc/paper/4138-generating-more-realistic-images-using-gated... · Generating more realistic images using gated MRF’s

11°30'0W 11°0'0W K en m aD is tr c M p 3 5 . 7 kk Th is m ... · nm nm nm nm nm nm nm nm nm nm nm nm nm nm nmnm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm

GATED DEVELOPMENT POLICY - IMESA in gated communities and developments, ... planning, physical constraints ... Gated Development Policy

T E District 6 Feet - City and County of Denver Official …€¦ · XW XW XW XW XW XW XW nmn nm nm nm nm nm nm nm n nm nm nmn n nm nm nm nm nm nm nm nm nm nm n nm nm nm nm nm n nm

Low Gated Community

Electrolyte- Gated Thin Film Transistors for Sensor ...etheses.whiterose.ac.uk/15809/1/Electrolyte- Gated Thin Film... · Electrolyte- Gated Thin Film Transistors for Sensor Applications

J AME STR HPUB LI C O JK to Grade 8 175 B real y D iv , P ...kprcontentlibrary.kprdsb.ca:8080/docushare/dsweb... · nm nm nm nm nm nm nm nm nm nm nm nm nm n nm nm nm nm nm nm nm nmKenner

USD 259 District Map...nn n n n n n n n n n n n n n n n n n n nm nmnm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nmn nm nmnm nm nm nmnnm

Strata gated community

SYRIA REFUGEE RESPONSE - reliefweb.intreliefweb.int/sites/reliefweb.int/files/resources/WASH_Presence... · nm nm nmn nm n nm nm nm nmnm n nm nm nm nm nm nm nmn nm nm nmnmn nnm nm

A 130 nm Sub-VT Power-Gated Processor for Body Sensor Network Applications Yanqing Zhang Yousef Shakhsheer 1

VT-10, VT-20, VT-30, VT-50, VT-100, VT-150, VT-200, VT-300-