a dual-band cmos receiver for ieee 802.11n wlan
TRANSCRIPT
![Page 1: A Dual-Band CMOS Receiver for IEEE 802.11n WLAN](https://reader031.vdocument.in/reader031/viewer/2022011923/61d8dae0348af92a215b80f7/html5/thumbnails/1.jpg)
EECS 522: Winter 2009Professor David Wentzloff
Xiao ZhuSeyit SisVictor Lee
A Dual‐Band CMOS Receiver for IEEE 802.11n WLAN
![Page 2: A Dual-Band CMOS Receiver for IEEE 802.11n WLAN](https://reader031.vdocument.in/reader031/viewer/2022011923/61d8dae0348af92a215b80f7/html5/thumbnails/2.jpg)
Motivation – IEEE 802.11nIEEE 802.11/Wi‐Fi is the standard for fast wireless communicationIEEE 802.11g54 Mbps theoretical bit rate2.4 GHz band
IEEE 802.11n600 Mbps theoretical bit rate2.4 & 5 GHz bands
![Page 3: A Dual-Band CMOS Receiver for IEEE 802.11n WLAN](https://reader031.vdocument.in/reader031/viewer/2022011923/61d8dae0348af92a215b80f7/html5/thumbnails/3.jpg)
System Architecture
Differential, Concurrent, Dual‐band, & Image RejectionAntenna, filter, and LNA provide highattenuation at image frequencyDecreased area and power
fLO1
IF1 & IF2
IF1 & IF2
fLO2
fLO2
![Page 4: A Dual-Band CMOS Receiver for IEEE 802.11n WLAN](https://reader031.vdocument.in/reader031/viewer/2022011923/61d8dae0348af92a215b80f7/html5/thumbnails/4.jpg)
Architecture Image RejectionLO frequency is carefully selected such that the image frequency is in the region of attenuation for frequency selective components
![Page 5: A Dual-Band CMOS Receiver for IEEE 802.11n WLAN](https://reader031.vdocument.in/reader031/viewer/2022011923/61d8dae0348af92a215b80f7/html5/thumbnails/5.jpg)
Dual Band LNA – Transistor SizingFixed Id and Vds, so fixed PDC
21 ( )2d ox gs th
WI C V VL
μ= − ( )m ox gs thWg C V VL
μ= −1
2tgs
fCπ
gm*ft vs. W
![Page 6: A Dual-Band CMOS Receiver for IEEE 802.11n WLAN](https://reader031.vdocument.in/reader031/viewer/2022011923/61d8dae0348af92a215b80f7/html5/thumbnails/6.jpg)
Input Matching Output Matching Final Design
Dual Band LNA ‐ Dual Band Matching
1 1 2 1
1 2 2 2
Im( ( ) ( )) 0Im( ( ) ( )) 0
Z ZZ Zω ωω ω
+ =+ =
50m
gs
g LC⋅
= Ω
1 1 2 1
1 2 2 2
Im( ( ) ( )) 0Im( ( ) ( )) 0
Y YY Yω ωω ω
+ =+ =
![Page 7: A Dual-Band CMOS Receiver for IEEE 802.11n WLAN](https://reader031.vdocument.in/reader031/viewer/2022011923/61d8dae0348af92a215b80f7/html5/thumbnails/7.jpg)
LNA – Simulation Results
LNA Parameters 2.4 GHz 5.2 GHzGain (dB) 17.3 13NF (dB) 2.5 3S11 (dB) <-9 <-11IIP3(dBm) -6 -3IP1dB (dBm) -13.5 -12.9Quiescent Power (mW) 10.1 10.1
![Page 8: A Dual-Band CMOS Receiver for IEEE 802.11n WLAN](https://reader031.vdocument.in/reader031/viewer/2022011923/61d8dae0348af92a215b80f7/html5/thumbnails/8.jpg)
Mixer ArchitectureDifferential RF & LO inputs for improved linearity
M4‐M7 Multiplication function
M2, M3, Rload carefully sized
Conversion gain,Power Consumption
Mixer Architecture
loadmRF
IFC Rg
VV
G 22π
==
![Page 9: A Dual-Band CMOS Receiver for IEEE 802.11n WLAN](https://reader031.vdocument.in/reader031/viewer/2022011923/61d8dae0348af92a215b80f7/html5/thumbnails/9.jpg)
Mixer ‐ Simulation ResultsConversion gain vs. PLO
Noise figure and input referred noise vs. PLO
indicates good noise performance.
![Page 10: A Dual-Band CMOS Receiver for IEEE 802.11n WLAN](https://reader031.vdocument.in/reader031/viewer/2022011923/61d8dae0348af92a215b80f7/html5/thumbnails/10.jpg)
Mixer ‐ Results Summary
Mixer ParametersGain (dB) 13.59Quiescent Power (mW) 2.40THD (dB) -62.17SSB NF (dB) 10.70Input Referred Noise (nV/√Hz) 2.43Isolation RF to IF (dB) 91.80Isolation RF to LO (dB) 100.0Isolation LO to RF (dB) 87.70Isolation LO to IF (dB) 91.90IIP3 (dBm) -5.89P1dB (dBm) -15.95
• 1dB Compression point and IIP3 vs. PRFdemonstrates the mixer’s good linearity
![Page 11: A Dual-Band CMOS Receiver for IEEE 802.11n WLAN](https://reader031.vdocument.in/reader031/viewer/2022011923/61d8dae0348af92a215b80f7/html5/thumbnails/11.jpg)
Quadrature Voltage Controlled OscillatorProvides differential quadrature outputsComposed of two super‐harmonic coupled LC oscillators
fLO 3.14 GHz
Vppk 1.4 V
Power 5 mW
Tuning 16 %
PhaseNoise
105 dBc/Hz @ 1 MHz
![Page 12: A Dual-Band CMOS Receiver for IEEE 802.11n WLAN](https://reader031.vdocument.in/reader031/viewer/2022011923/61d8dae0348af92a215b80f7/html5/thumbnails/12.jpg)
QVCO Output Waveform
![Page 13: A Dual-Band CMOS Receiver for IEEE 802.11n WLAN](https://reader031.vdocument.in/reader031/viewer/2022011923/61d8dae0348af92a215b80f7/html5/thumbnails/13.jpg)
System PerformanceRF
LO
IF
Parameters 2.4 GHz 5.2 GHz
Frequency Band 2.4 - 2.4835 GHz 5.15 – 5.35 GHz
Gain (dB) 26.1 31.91
Quiescent Power (mW)
17.44 17.44
2.4 GHz
5.2 GHz
3.125 GHz
0.73 GHz
2.075 GHz
![Page 14: A Dual-Band CMOS Receiver for IEEE 802.11n WLAN](https://reader031.vdocument.in/reader031/viewer/2022011923/61d8dae0348af92a215b80f7/html5/thumbnails/14.jpg)
Layout
QVCO
LNA
Mixer
Mixer
LNA
2200 μm
1300 μm
![Page 15: A Dual-Band CMOS Receiver for IEEE 802.11n WLAN](https://reader031.vdocument.in/reader031/viewer/2022011923/61d8dae0348af92a215b80f7/html5/thumbnails/15.jpg)
SummaryDesigned the front end of an 802.11n receiverDifferential & concurrent receiver architecturePerforms image rejection through attenuationDesigned a dual‐band LNA, mixer, and QVCODemonstrated a 2.4 & 5 GHz dual‐band receiver front‐end using the IBM 0.13 µm process with good resultsDesign can be further improved for minimum power consumption or noise figure.
![Page 16: A Dual-Band CMOS Receiver for IEEE 802.11n WLAN](https://reader031.vdocument.in/reader031/viewer/2022011923/61d8dae0348af92a215b80f7/html5/thumbnails/16.jpg)
AcknowledgementsProfessor Wentzloff for his assistance with this projectThe students in the class for their collaboration in this course
![Page 17: A Dual-Band CMOS Receiver for IEEE 802.11n WLAN](https://reader031.vdocument.in/reader031/viewer/2022011923/61d8dae0348af92a215b80f7/html5/thumbnails/17.jpg)
Questions