a fresh look at dram architecture: new techniques to improve dram latency, parallelism, and energy...

Download A Fresh Look at DRAM Architecture: New Techniques to Improve DRAM Latency, Parallelism, and Energy Efficiency Onur Mutlu onur@cmu.edu July 4, 2013 INRIA

If you can't read please download the document

Upload: marion-gregory

Post on 17-Jan-2016

218 views

Category:

Documents

1 download

Report

Download

Embed Size (px):

Rethinking Memory System Design (for Data … Memory System Design (for Data-Intensive Computing) Onur Mutlu [email protected] omutlu/ October 21, 2015 SBAC-PAD 2015 Keynote The Main Memory

Multi-Core Architectures and Shared Resource Management Lecture 1.2: Cache Management Prof. Onur Mutlu omutlu [email protected] Bogazici

Review: DRAM Controller: Functions Computer Architecture: Main Memory (Part …ece740/f13/lib/exe/... · 2013-11-22 · Computer Architecture: Main Memory (Part II) Prof. Onur Mutlu

Architecting Phase Change Memory as a Scalable DRAM ... · PDF fileArchitecting Phase Change Memory as a Scalable DRAM Alternative Benjamin Leey, Engin Ipeky, Onur Mutluz, Doug Burgery

Memory Systems in the Multi-Core Era Lecture 2.2: Emerging Technologies and Hybrid Memories Prof. Onur Mutlu omutlu [email protected]

Memory Scaling: A Systems Architecture Perspective Onur Mutlu [email protected] August 6, 2013 MemCon 2013

Scalable Many-Core Memory Systems Lecture 2, Topic 1 ...users.ece.cmu.edu/~omutlu/pub/onur-ACACES2013-Lecture2...Scalable Many-Core Memory Systems Lecture 2, Topic 1: DRAM Basics and

Scalable Many-Core Memory Systems Topic 3: Memory Interference and QoS-Aware Memory Systems Prof. Onur Mutlu omutlu [email protected]

AI Intro Cmu.edu

QoS-Aware Memory Systems (Wrap Up) Onur Mutlu [email protected] July 9, 2013 INRIA

CAREER - cmu.edu

Scalable Many-Core Memory Systems Lecture 1, Topic 1: DRAM Basics and DRAM Scaling Prof. Onur Mutlu omutlu [email protected] HiPEAC

Improving DRAM Performance by Parallelizing … DRAM Performance by Parallelizing Refreshes with Accesses Kevin Kai-Wei Chang Donghyuk Lee Zeshan Chishti† [email protected] [email protected]

Scalable Many-Core Memory Systems Lecture 2, Topic 1: DRAM ...omutlu/pub/onur-ACACES... · Engin Ipek, Onur Mutlu, José F. Martínez, and Rich Caruana, "Self Optimizing Memory Controllers:

Onur Mutlu onur@cmu July 4, 2013 INRIA

Optimizing DRAM Timing for the Common-Case Donghyuk Lee Yoongu Kim, Gennady Pekhimenko, Samira Khan, Vivek Seshadri, Kevin Chang, Onur Mutlu Adaptive-Latency

Scalable Many-Core Memory Systems Lecture 1, Topic 1: DRAM ...users.ece.cmu.edu/.../onur-ACACES2013-Lecture1-dram... · Solution 1: Tolerate DRAM ! Overcome DRAM shortcomings with

In-DRAM Bulk Bitwise Execution Engine - arXivIn-DRAM Bulk Bitwise Execution Engine Vivek Seshadri Onur Mutlu Microsoft Research India ETH Zuric h [email protected] [email protected]

Scalable Many-Core Memory Systems Lecture 3, Topic 2: Emerging Technologies and Hybrid Memories Prof. Onur Mutlu omutlu [email protected]

Journal of Membrane Science - cmu.edu

Scalable Many-Core Memory Systems Topic 1: DRAM Basics and DRAM Scaling Prof. Onur Mutlu omutlu [email protected] HiPEAC ACACES Summer

Scalable Many-Core Memory Systems Topic 1: DRAM Basics and …omutlu/pub/onur-ACACES2013... · 2013-07-01 · State of the Main Memory System ! Recent technology, architecture, and

Scalable Many-Core Memory Systems Lecture 1, Topic 1: …omutlu/pub/onur-ACACES20… · · 2013-07-15Scalable Many-Core Memory Systems Lecture 1, Topic 1: DRAM Basics and ... "

Memory Scaling : A Systems Architecture Perspective · Memory Scaling : A Systems Architecture Perspective Onur Mutlu [email protected] May 27, 2013 IMW 2013

Some Opportunities and Obstacles in Cross-Layer and Cross-Component (Power) Management Onur Mutlu [email protected] NSF CPOM Workshop, 2/10/2012

Aerial Survey Mapping Drones - cmu.edu

1 An Analytical Model for Performance and Lifetime …1 An Analytical Model for Performance and Lifetime Estimation of Hybrid DRAM-NVM Main Memories Reza Salkhordeh, Onur Mutlu, and

Architecting phase change memory as a scalable dram ...ipek/isca09.pdf · Architecting Phase Change Memory as a Scalable DRAM Alternative Benjamin C. Leey Engin Ipeky Onur Mutluz

DRAM-Aware Last-Level Cache Writeback: Reducing Write ...Chang Joo Lee Veynu Narasiman Eiman Ebrahimi Onur Mutlu‡ Yale N. Patt High Performance Systems Group Department of Electrical

Scalable Many-Core Memory Systems Lecture 3, Topic 1: DRAM Basics and DRAM Scaling Prof. Onur Mutlu omutlu [email protected] HiPEAC

Improving DRAM Performance by Parallelizing Refreshes with Accesses Donghyuk Lee, Zeshan Chishti, Alaa Alameldeen, Chris Wilkerson, Yoongu Kim, Onur Mutlu

ASPLOS 2015 Debate Onur Mutlu [email protected] omutlu/ March 17, 2014 Istanbul