acer aspire 4736zg kalh0 kal90 kalg0 mb schematics document

AA

B

B

C

C

D

D

E

E

1 1

2 2

3 3

4 4

Title

Size Document Number Rev

Date: Sheet of

Security Classification Compal Secret Data

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Issued Date Deciphered Date

KALH0/KALG0/KAL90+ 1.0Cover Page

Custom

1 53Monday, April 27, 2009

2008/11/24 2009/12/31Compal Electronics, Inc.

Title


Date: Sheet of





Custom



Title


Date: Sheet of





Custom



Intel Penryn Processor with Cantiga + DDRIII + ICH9MKALH0 /KAL90+ /KALG0 M/B Schematics Document

REV:1.0

Compal Confidential

2009-3-4

AA

B

B

C

C

D

D

E

E

1 1

2 2

3 3

4 4

Title


Date: Sheet of




KALH0/KALG0/KAL90+ 1.0Block Diagrams

B



Title


Date: Sheet of





B



Title


Date: Sheet of





B



Power On/Off CKT.Touch Pad

page 38

CRT Conn.

LPC BUS

page 39

Compal Confidential

uFCBGA-1329

H_A#(3..35) H_D#(0..63)

page 23

MDC 1.5Conn

page 40

Int.KBD

page 37

PCI-Express

BANK 0, 1, 2, 3

USB conn x3

667/800/1066MHz

ALC888S-VC

DMI

DC/DC Interface CKT.

Intel Penryn Processor

page 37

3.3V 48MHz

FSB

Clock GeneratorICS9LPRS387

page 36

EC I/O Buffer

Fan Control

Power Circuit DC/DC

uPGA-478 Package

page 38

204pin DDRIII-SO-DIMM X2

page 44

Intel Cantiga

BIOS

page 4

1.5V DDRIII 800/1066

page 4,5,6

page 37

HDA Codec

page 16

Memory BUS(DDRIII)

BGA-676HD Audio

page 40

page 7,8,9,10,11,12,13

Intel ICH9-M

Thermal Sensor

page 13,14

page 25,26,27,28

page 37

ENE KB926

Audio AMP

LCD Conn.

VGA BluetoothConn

3.3V 24.576MHz/48Mhz

Phone Jack x3

Model Name : KALH0/KALG0/KAL90+

page 22

Dual Channel

page 40

page 44,45,46,47,48 ,49,50,51 USB/B Conn.

page 24,30

HDMI Conn.

EMC 1402

FUN Conn.

page 38

CIR

USB port 1

LVDSLVDSTMDS

C-Link

MINI Card x2

CMOSCamera

WLAN, Robson2

PCI-Express

page 17,18,19,20,21

page 34

USB port 0, 2, 5

USB

(Socket P)

E_KEY/B Conn.

16X

S-ATA

page 08

GMCH HDA

Finger PrintAES1610

RTC CKT.page 38

page 35

Card ReaderJMB385

page 31

page 34 page 22

Media/B Conn.

LS-4494P

page 18

VGA HDA

LS-4498P

LS-4493P

LS-4492P

LS-4495P

New CardSocket

page 35

LAN(GbE)ATHEROS AR8121

page 32

RJ45page 33

port 2

page 35

ESATA Conn.

CDROM Conn.page 29

port 1 port 0

page 29

SATA HDDConn.

POWER SWPage 43

USB/B Conn.LS-4495P

LS-5042P

LED/B Conn.LS-5041P

Media/B Conn.

USB port 1

KAL90+

KALH0 USB/B Conn.LS-4495P

LS-4921P

FUN Conn.LS-4494P

FINGERPRINT/Comm

USB port 1

KALG0

AA

B

B

C

C

D

D

E

E

1 1

2 2

3 3

4 4

Title


Date: Sheet of




KALH0/KALG0/KAL90+ 1.0Notes List

B



Title


Date: Sheet of





B



Title


Date: Sheet of





B



Voltage Rails

VINB++CPU_CORE

+1.05VS

Adapter power supply (19V)AC or battery power rail for power circuit.Core voltage for CPU

1.05V switched power rail

External PCI DevicesDevice IDSEL# REQ#/GNT# Interrupts

EC SM Bus1 addressDevice

ADI ADT7421

S1 S3 S5

ON OFFON OFF

N/A N/A N/AN/AN/AN/A

Power Plane Description

OFFOFF

ONOFF

OFF

OFFON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

OFFON

ON

ONON

OFF

ON*OFF

OFFON

EC SM Bus2 addressDevice

Smart Battery

ON

MEDIA CONSOLE

1001 100X b0001 011X b

1010 000X b

ON OFF OFF

ICH9M SM Bus addressDevice

Clock Generator(ICS9LPRS387, SLG8SP556V)

Address

Address Address

1101 001Xb

ON ON*

ON OFF OFF

STATESIGNAL

Full ON

S1(Power On Suspend)

S3 (Suspend to RAM)

S4 (Suspend to Disk)

S5 (Soft OFF)

SLP_S1# SLP_S3# SLP_S4# SLP_S5# +VALW +V +VS Clock

ON

ON

ON

ON

ON

ON

ON ON

ON

ON

ON

OFF

OFF

OFF

OFF

OFF

OFF

OFF

OFF

LOW

LOW LOW LOW LOW

LOWLOWLOW

LOW

LOW

LOW

HIGH HIGH HIGH HIGH

HIGHHIGHHIGH

HIGH

HIGH

HIGH

Board ID / SKU ID Table for AD channel

ONOFF

OFF

DDR DIMM0 1001 000XbDDR DIMM2 1001 010Xb

Vcc 3.3V +/- 5%100K +/- 5%Ra/Rc/Re

Board ID Rb / Rd / Rf V min0123

08.2K +/- 5%

0 V0.216 V 0.250 V 0.289 V0.436 V0.712 V

0.503 V0.819 V

0.538 V0.875 V

AD_BID V typAD_BID VAD_BID max

18K +/- 5%33K +/- 5%56K +/- 5%100K +/- 5%200K +/- 5%

3.300 V

0 V 0 V

4567 NC

1.036 V1.453 V 1.650 V 1.759 V1.935 V2.500 V

2.200 V3.300 V

2.341 V

1.185 V 1.264 V

Board ID01234567

PCB Revision0.1

+0.75VS 0.75V switched power rail for DDR terminator

+RTCVCC RTC power

+1.5VS

+1.8VS 1.8V switched power rail+1.1VS

+5VS

+3VS+5VALW

+1.8V

1.1V switched power rail+3VALW

1.8V GM LVDS MODULE

3.3V always on power rail

5V always on power rail3.3V switched power rail

5V switched power rail+VSB VSB always on power rail ON ON*

ONONONON

1.5V switched power rail

BOARD ID Table BTO Option TableBTO Item BOM Structure

PM@GM@

PM@UMA

+1.25VS 1.25V switched power rail ON OFF OFF

+3V+3V_LAN

3.3V power rail for SB3.3V power rail for LAN

ON ONON ON

XX

0.20.31.01A

AR8121 8121@AR8112 8112@

+1.5V 1.5V power rail for HDA/DDR3 ON ON OFF

ALC888VCALC888VB

ALC268

888VC@888VB@

268@

KAL90@KAL90

KAL90-UMAKAL90-Dis XXXXXXXXXX:KAL90@/PM@/888VC@/8121@

XXXXXXXXXX:KAL90@/GM@/888VC@/8121@/GM45@

BOM Configuration TableProject BOM Configuration

Core voltage for GPU+VGA_CORE ON OFF OFF

NB9M THERMAL SENSOR

KALH0-GM45KALH0-GL40

XXXXXXXXXX:KALH0@/GM@/888VC@/8121@/GM45@

KALH0-PM45XXXXXXXXXX:KALH0@/GM@/888VC@/8121@/GL40@

GL40 GL40@

XXXXXXXXXX:KALH0@/PM@/888VC@/8121@

GM45 GM45@KAL90_G0@KAL90-G0KAL90_H0@KAL90-H0KALG0@KALG0KALH0@KALH0

ALC268 268@

KAL90+ -UMA GM@/888VC@/8121@/GM45@/KAL90+_G0@/KAL90_90+@/KAL90_G0_90+@/KAL90_H0_90+@/KAL90+_PCB@KAL90+ -Dis PM@/888VC@/8121@/KAL90+_G0@/KAL90_90+@/KAL90_G0_90+@/KAL90_H0_90+@/KAL90+_PCB@/PM45@

KALG0 -UMA(GL40)KALG0 -Dis

KAL90_90+@KAL90_H0_G0@KAL90+_G0KALH0_G0

KAL90_G0_90+@KAL90_H0_90+@

KAL90+_PCB@KALG0_PCB@

KALG0 -UMA(GM45)

KALG0 -DIS(GM45)

KALG0@/PM@/888VC@/8121@/PM45@/KAL90+_G0@/KALH0_G0@/KAL90_G0_90+@/KALG0_DDR2 PCB RV0 @/KALG0+@KALG0@/GM@/888VC@/8121@/GL40@/KAL90+_G0@/KALH0_G0@/KAL90_G0_90+@/KALG0_DDR2 PCB RV0 @/KALG0+@

KALG0@/GM@/888VC@/8121@/GM45@/KAL90+_G0@/KALH0_G0@/KAL90_G0_90+@/KALG0_DDR2 PCB RV0 @/KALG0+@

KALG0@/PM@/888VC@/8121@/GM45@/KAL90+_G0@/KALH0_G0@/KAL90_G0_90+@/KALG0_DDR2 PCB RV0 @/KALG0+@

KALG0 LAN to AR-8131------- 8121@ Change to 8131@

55

4

4

3

3

2

2

1

1

D D

C C

B B

A A

H_A#[3..35]H_REQ#[0..4]H_RS#[0..2]

H_IERR#

XDP_BPM#5

XDP_TDI

XDP_TRST#

H_PROCHOT#

XDP_TMS

XDP_TCK

H_A#4H_A#3

H_A#6H_A#5

H_A#8H_A#7

H_A#9H_A#10

H_A#12H_A#11

H_A#15H_A#14H_A#13

H_A#17

H_A#16

H_A#18H_A#19H_A#20

H_A#22H_A#21

H_A#23H_A#24

H_A#26H_A#25

H_A#27H_A#28H_A#29H_A#30H_A#31

H_REQ#0H_REQ#1H_REQ#2

H_REQ#4H_REQ#3

H_RESET#

H_IERR#

XDP_DBRESET#

XDP_TCK

XDP_TRST#

XDP_TDI

XDP_TMS

H_THERMDAH_THERMDC

H_PROCHOT#

H_RS#0

H_RS#2H_RS#1

H_A#32H_A#33H_A#34H_A#35

XDP_BPM#5

H_PROCHOT#

H_THERMDA

H_THERMDC

H_A#[3..35]H_REQ#[0..4]

H_RS#[0..2]

H_ADSTB#0

H_ADSTB#1

H_RESET#

H_ADS# H_BNR# H_BPRI#

H_BR0#

H_DEFER# H_DRDY#

H_HIT# H_HITM#

H_LOCK#

CLK_CPU_BCLK# CLK_CPU_BCLK

H_A20M#

H_INIT#

H_IGNNE#

H_NMIH_INTR

H_FERR#

H_STPCLK#

H_SMI#

H_DBSY#

XDP_DBRESET#

H_THERMTRIP#

H_TRDY#

EC_SMB_CK2

EC_SMB_DA2

OCP#

+1.05VS

+3VS

+1.05VS

+3VS

Title


Date: Sheet of




KALH0/KALG0/KAL90+ 1.0Penryn (1/3)

B



Title


Date: Sheet of





B



Title


Date: Sheet of





B



Layout Note:H_THERMDA&H_THERMDC Trace / Space = 10 / 10 mil

1660 1

BSEL2 BSEL1 BSEL0 BCLK

1

left NC if no ITP39Ohm

0 1 0 200

0 0 0 266

EB

C

Q1MMBT3904_SOT23-3@

EB

C

Q1MMBT3904_SOT23-3@

2

3 1

R3 54.9_0402_1%R3 54.9_0402_1%1 2

C20.1U_0402_16V4Z

C20.1U_0402_16V4Z1 2

ADDR G

ROUP_0

ADDR G

ROUP_1

C

O

N

T

R

O

L

X

D

P

/

I

T

P

S

I

G

N

A

L

S

H CLK

THERMAL

R

E

S

E

R

V

E

D

ICH

JCPU1A

PenrynCONN@

ADDR G

ROUP_0

ADDR G

ROUP_1

C

O

N

T

R

O

L

X

D

P

/

I

T

P

S

I

G

N

A

L

S

H CLK

THERMAL

R

E

S

E

R

V

E

D

ICH

JCPU1A

PenrynCONN@

A[10]#N3A[11]#P5A[12]#P2A[13]#L2A[14]#P4A[15]#P1A[16]#R1

A[17]#Y2A[18]#U5A[19]#R3A[20]#W6A[21]#U4A[22]#Y5A[23]#U1A[24]#R4A[25]#T5A[26]#T3A[27]#W2A[28]#W5A[29]#Y4

A[3]#J4

A[30]#U2A[31]#V4

RSVD[01]M4RSVD[02]N5RSVD[03]T2RSVD[04]V3RSVD[05]B2RSVD[06]D2RSVD[07]D22

A[4]#L5A[5]#L4A[6]#K5A[7]#M3A[8]#N2A[9]#J1

A20M#A6

ADS# H1

ADSTB[0]#M1

ADSTB[1]#V1

RSVD[08]D3

BCLK[0] A22BCLK[1] A21

BNR# E2

BPM[0]# AD4BPM[1]# AD3BPM[2]# AD1BPM[3]# AC4

BPRI# G5

BR0# F1

DBR# C20

DBSY# E1DEFER# H5DRDY# F21

FERR#A5

HIT# G6HITM# E4

IERR# D20

IGNNE#C4

INIT# B3

LINT0C6LINT1B4

LOCK# H4

PRDY# AC2PREQ# AC1

PROCHOT# D21

REQ[0]#K3REQ[1]#H2REQ[2]#K2REQ[3]#J3REQ[4]#L1

RESET# C1RS[0]# F3RS[1]# F4RS[2]# G3

SMI#A3

STPCLK#D5

TCK AC5TDI AA6

TDO AB3

THERMTRIP# C7

THERMDA A24THERMDC B25

TMS AB5

TRDY# G2

TRST# AB6

A[32]#W3A[33]#AA4A[34]#AB2A[35]#AA3

RSVD[09]F6

R2 54.9_0402_1%R2 54.9_0402_1%1 2

R18 56_0402_5%R18 56_0402_5%12

R8 54.9_0402_1%R8 54.9_0402_1%1 2

C3

2200P_0402_50V7K

C3

2200P_0402_50V7K

1

2

R7 54.9_0402_1%R7 54.9_0402_1%12

U1

EMC1402-1-ACZL-TR_MSOP8

U1

EMC1402-1-ACZL-TR_MSOP8

DN3DP2VDD1

ALERT# 6

SMCLK 8

THERM#4 GND 5

SMDATA 7

R113310K_0402_5%R113310K_0402_5%

1 2

R1756_0402_5%

@R1756_0402_5%

@

1

2

R13 56_0402_5%R13 56_0402_5%12

R5 54.9_0402_1%@R5 54.9_0402_1%@1 2

55

4

4

3

3

2

2

1

1

D D

C C

B B

A A

H_D#[0..63]

H_PWRGOODH_CPUSLP#

H_D#56H_D#57

H_D#59H_D#58

H_D#60

H_D#62H_D#61

H_D#63

H_D#49H_D#50

H_D#48

H_D#51H_D#52H_D#53H_D#54H_D#55

H_D#40

H_D#43

H_D#41

H_D#44

H_D#42

H_D#45H_D#46H_D#47

H_D#36

H_D#33H_D#32

H_D#34H_D#35

H_D#37

H_D#39H_D#38

H_D#8

H_D#10H_D#11

H_D#9

H_D#15

H_D#12

H_D#14H_D#13

H_D#2H_D#1

H_D#3

H_D#0

H_D#4

H_D#7

H_D#5H_D#6

H_D#24H_D#25

H_D#29

H_D#26

H_D#28H_D#27

H_D#30H_D#31

H_D#16H_D#17

H_D#19H_D#18

H_D#21H_D#20

H_D#23H_D#22

COMP1COMP0

COMP3COMP2

GTL_REF0TEST1TEST2

TEST4TEST3

TEST5

VSSSENSE

VCCSENSE

H_D#[0..63]

H_DINV#3

H_DSTBN#1 H_DSTBN#3 H_DSTBP#1 H_DSTBP#3

H_DINV#2 H_DSTBP#0 H_DSTBP#2 H_DSTBN#0 H_DSTBN#2

H_DINV#1

H_DINV#0

PSI#

CPU_BSEL0CPU_BSEL1CPU_BSEL2

H_DPRSTP# H_DPSLP# H_DPWR# H_PWRGOOD H_CPUSLP#

CPU_VID0 CPU_VID1 CPU_VID2 CPU_VID3 CPU_VID4 CPU_VID5 CPU_VID6

VCCSENSE

VSSSENSE

+1.05VS

+CPU_CORE

+1.05VS

+CPU_CORE

+1.5VS

+CPU_CORE

Title


Date: Sheet of





B



Title


Date: Sheet of





B



Title


Date: Sheet of





B



Width=4 mil ,Spacing: 15mil(55Ohm)

COMP0, COMP2 layout : Width 18mils and Space 25mils (27.4Ohms)COMP1, COMP3 layout : Width 4mils and Space 25mils (55Ohms)

TRACE CLOSELY CPU < 0.5'

20mils

Trace Close CPU < 0.5'

T2 PAD @T2 PAD @

R23 54.9_0402_1%R23 54.9_0402_1%1 2

R30 100_0402_1%R30 100_0402_1%1 2

C1477 0.1U_0402_16V4Z@

C1477 0.1U_0402_16V4Z@

1 2

R26 27.4_0402_1%R26 27.4_0402_1%1 2R21 1K_0402_5%@R21 1K_0402_5%@ 12R22 1K_0402_5%@R22 1K_0402_5%@ 12

R28 100_0402_1%R28 100_0402_1%1 2

C8

10U_0805_10V4Z

C8

10U_0805_10V4Z

1

2

DATA G

RP 0

DA

TA G

RP

1

D

A

T

A

G

R

P

2

D

A

T

A

G

R

P

3

MISC

JCPU1B

Penryn CONN@

DATA G

RP 0

DA

TA G

RP

1

D

A

T

A

G

R

P

2

D

A

T

A

G

R

P

3

MISC

JCPU1B

Penryn CONN@

COMP[0] R26COMP[1] U26COMP[2] AA1COMP[3] Y1

D[0]#E22D[1]#F24

D[10]#J24D[11]#J23D[12]#H22D[13]#F26D[14]#K22D[15]#H23

D[16]#N22D[17]#K25D[18]#P26D[19]#R23

D[2]#E26

D[20]#L23D[21]#M24D[22]#L22D[23]#M23D[24]#P25D[25]#P23D[26]#P22D[27]#T24D[28]#R24D[29]#L25

D[3]#G22

D[30]#T25D[31]#N25

D[32]# Y22D[33]# AB24D[34]# V24D[35]# V26D[36]# V23D[37]# T22D[38]# U25D[39]# U23

D[4]#F23

D[40]# Y25D[41]# W22D[42]# Y23D[43]# W24D[44]# W25D[45]# AA23D[46]# AA24D[47]# AB25

D[48]# AE24D[49]# AD24

D[5]#G25

D[50]# AA21D[51]# AB22D[52]# AB21D[53]# AC26D[54]# AD20D[55]# AE22D[56]# AF23D[57]# AC25D[58]# AE21D[59]# AD21

D[6]#E25

D[60]# AC22D[61]# AD23D[62]# AF22D[63]# AC23

D[7]#E23D[8]#K24D[9]#G24

TEST5AF1

DINV[0]#H25

DINV[1]#N24

DINV[2]# U22

DINV[3]# AC20

DPRSTP# E5DPSLP# B5DPWR# D24

DSTBN[0]#J26

DSTBN[1]#L26

DSTBN[2]# Y26

DSTBN[3]# AE25

DSTBP[0]#H26

DSTBP[1]#M26

DSTBP[2]# AA26

DSTBP[3]# AF24

GTLREFAD26

PSI# AE6PWRGOOD D6

SLP# D7

TEST3C24

BSEL[0]B22BSEL[1]B23BSEL[2]C21

TEST2D25

TEST4AF26

TEST6A26

TEST1C23

TEST7C3

T1 PAD @T1 PAD @R292K_0402_1%R292K_0402_1%

1

2

JCPU1C

Penryn.

CONN@

JCPU1C

Penryn.

CONN@

VCC[001]A7VCC[002]A9VCC[003]A10VCC[004]A12VCC[005]A13VCC[006]A15VCC[007]A17VCC[008]A18VCC[009]A20VCC[010]B7VCC[011]B9VCC[012]B10VCC[013]B12VCC[014]B14VCC[015]B15VCC[016]B17VCC[017]B18VCC[018]B20VCC[019]C9VCC[020]C10VCC[021]C12VCC[022]C13VCC[023]C15VCC[024]C17VCC[025]C18VCC[026]D9VCC[027]D10VCC[028]D12VCC[029]D14VCC[030]D15VCC[031]D17VCC[032]D18VCC[033]E7VCC[034]E9VCC[035]E10VCC[036]E12VCC[037]E13VCC[038]E15VCC[039]E17VCC[040]E18VCC[041]E20VCC[042]F7VCC[043]F9VCC[044]F10VCC[045]F12VCC[046]F14VCC[047]F15VCC[048]F17VCC[049]F18VCC[050]F20VCC[051]AA7VCC[052]AA9VCC[053]AA10VCC[054]AA12VCC[055]AA13VCC[056]AA15VCC[057]AA17VCC[058]AA18VCC[059]AA20VCC[060]AB9VCC[061]AC10VCC[062]AB10VCC[063]AB12VCC[064]AB14VCC[065]AB15VCC[066]AB17VCC[067]AB18

VCC[068] AB20VCC[069] AB7VCC[070] AC7VCC[071] AC9VCC[072] AC12VCC[073] AC13VCC[074] AC15VCC[075] AC17VCC[076] AC18VCC[077] AD7VCC[078] AD9VCC[079] AD10VCC[080] AD12VCC[081] AD14VCC[082] AD15VCC[083] AD17VCC[084] AD18VCC[085] AE9VCC[086] AE10VCC[087] AE12VCC[088] AE13VCC[089] AE15VCC[090] AE17VCC[091] AE18VCC[092] AE20VCC[093] AF9VCC[094] AF10VCC[095] AF12VCC[096] AF14VCC[097] AF15VCC[098] AF17VCC[099] AF18VCC[100] AF20

VCCA[01] B26

VCCP[03] J6VCCP[04] K6VCCP[05] M6VCCP[06] J21VCCP[07] K21VCCP[08] M21VCCP[09] N21VCCP[10] N6VCCP[11] R21VCCP[12] R6VCCP[13] T21VCCP[14] T6VCCP[15] V21VCCP[16] W21

VCCSENSE AF7

VID[0] AD6VID[1] AF5VID[2] AE5VID[3] AF4VID[4] AE3VID[5] AF3VID[6] AE2

VSSSENSE AE7

VCCA[02] C26

VCCP[01] G21VCCP[02] V6

R24 27.4_0402_1%R24 27.4_0402_1%1 2

R271K_0402_1%R271K_0402_1%

1

2

C7

0.01U_0402_16V7K

C7

0.01U_0402_16V7K

1

2

R25 54.9_0402_1%R25 54.9_0402_1%1 2

55

4

4

3

3

2

2

1

1

D D

C C

B B

A A

+1.05VS

+CPU_CORE

+CPU_CORE

Title


Date: Sheet of





B



Title


Date: Sheet of





B



Title


Date: Sheet of





B



4X330uF 6m ohm/4 1.8nH/6

+CPU-COREDecoupling

32X22uF 3m ohm/32 0.6nH/32

C,uF ESR, mohm ESL,nH

SPCAP,Polymer

MLCC 0805 X5R32X10uF 3m ohm/32 0.6nH/32

C45

0

.

1

U

_

0

4

0

2

_

1

6

V

4

Z

C45

0

.

1

U

_

0

4

0

2

_

1

6

V

4

Z 1

2

C48

0

.

1

U

_

0

4

0

2

_

1

6

V

4

Z

C48

0

.

1

U

_

0

4

0

2

_

1

6

V

4

Z 1

2

C431

1

0

U

_

0

8

0

5

_

6

.

3

V

6

M

C431

1

0

U

_

0

8

0

5

_

6

.

3

V

6

M

1

2

C428

1

0

U

_

0

8

0

5

_

6

.

3

V

6

M

C428

1

0

U

_

0

8

0

5

_

6

.

3

V

6

M

1

2

C50

0

.

1

U

_

0

4

0

2

_

1

6

V

4

Z

C50

0

.

1

U

_

0

4

0

2

_

1

6

V

4

Z 1

2

C425

1

0

U

_

0

8

0

5

_

6

.

3

V

6

M

C425

1

0

U

_

0

8

0

5

_

6

.

3

V

6

M

1

2

C430

1

0

U

_

0

8

0

5

_

6

.

3

V

6

M

C430

1

0

U

_

0

8

0

5

_

6

.

3

V

6

M

1

2

C49

0

.

1

U

_

0

4

0

2

_

1

6

V

4

Z

C49

0

.

1

U

_

0

4

0

2

_

1

6

V

4

Z 1

2

+ C1478

3

3

0

U

_

D

2

E

_

2

.

5

V

M

_

R

1

5

+ C1478

3

3

0

U

_

D

2

E

_

2

.

5

V

M

_

R

1

5 1

2

C416

1

0

U

_

0

8

0

5

_

6

.

3

V

6

M

C416

1

0

U

_

0

8

0

5

_

6

.

3

V

6

M

1

2

JCPU1D

Penryn.

CONN@

JCPU1D

Penryn.

CONN@

VSS[082] P6

VSS[148] AE11

VSS[002]A8VSS[003]A11VSS[004]A14VSS[005]A16VSS[006]A19VSS[007]A23VSS[008]AF2VSS[009]B6VSS[010]B8VSS[011]B11VSS[012]B13VSS[013]B16VSS[014]B19VSS[015]B21VSS[016]B24VSS[017]C5VSS[018]C8VSS[019]C11VSS[020]C14VSS[021]C16VSS[022]C19VSS[023]C2VSS[024]C22VSS[025]C25VSS[026]D1VSS[027]D4VSS[028]D8VSS[029]D11VSS[030]D13VSS[031]D16VSS[032]D19VSS[033]D23VSS[034]D26VSS[035]E3VSS[036]E6VSS[037]E8VSS[038]E11VSS[039]E14VSS[040]E16VSS[041]E19VSS[042]E21VSS[043]E24VSS[044]F5VSS[045]F8VSS[046]F11VSS[047]F13VSS[048]F16VSS[049]F19VSS[050]F2VSS[051]F22VSS[052]F25VSS[053]G4VSS[054]G1VSS[055]G23VSS[056]G26VSS[057]H3VSS[058]H6VSS[059]H21VSS[060]H24VSS[061]J2VSS[062]J5VSS[063]J22VSS[064]J25VSS[065]K1VSS[066]K4VSS[067]K23VSS[068]K26VSS[069]L3VSS[070]L6VSS[071]L21VSS[072]L24VSS[073]M2VSS[074]M5VSS[075]M22VSS[076]M25VSS[077]N1VSS[078]N4VSS[079]N23VSS[080]N26VSS[081]P3 VSS[162] A25

VSS[161] AF21VSS[160] AF19VSS[159] AF16VSS[158] AF13VSS[157] AF11VSS[156] AF8VSS[155] AF6VSS[154] A2VSS[153] AE26VSS[152] AE23VSS[151] AE19

VSS[083] P21VSS[084] P24VSS[085] R2VSS[086] R5VSS[087] R22VSS[088] R25VSS[089] T1VSS[090] T4VSS[091] T23VSS[092] T26VSS[093] U3VSS[094] U6VSS[095] U21VSS[096] U24VSS[097] V2VSS[098] V5VSS[099] V22VSS[100] V25VSS[101] W1VSS[102] W4VSS[103] W23VSS[104] W26VSS[105] Y3

VSS[107] Y21VSS[108] Y24VSS[109] AA2VSS[110] AA5VSS[111] AA8VSS[112] AA11VSS[113] AA14VSS[114] AA16VSS[115] AA19VSS[116] AA22VSS[117] AA25VSS[118] AB1VSS[119] AB4VSS[120] AB8VSS[121] AB11VSS[122] AB13VSS[123] AB16VSS[124] AB19VSS[125] AB23VSS[126] AB26VSS[127] AC3VSS[128] AC6VSS[129] AC8VSS[130] AC11VSS[131] AC14VSS[132] AC16VSS[133] AC19VSS[134] AC21VSS[135] AC24VSS[136] AD2VSS[137] AD5VSS[138] AD8VSS[139] AD11VSS[140] AD13VSS[141] AD16VSS[142] AD19VSS[143] AD22VSS[144] AD25VSS[145] AE1VSS[146] AE4

VSS[106] Y6

VSS[001]A4

VSS[149] AE14VSS[150] AE16

VSS[147] AE8

VSS[163] AF25

C427

1

0

U

_

0

8

0

5

_

6

.

3

V

6

M

C427

1

0

U

_

0

8

0

5

_

6

.

3

V

6

M

1

2

C46

0

.

1

U

_

0

4

0

2

_

1

6

V

4

Z

C46

0

.

1

U

_

0

4

0

2

_

1

6

V

4

Z 1

2

C429

1

0

U

_

0

8

0

5

_

6

.

3

V

6

M

C429

1

0

U

_

0

8

0

5

_

6

.

3

V

6

M

1

2

C426

1

0

U

_

0

8

0

5

_

6

.

3

V

6

M

C426

1

0

U

_

0

8

0

5

_

6

.

3

V

6

M

1

2

+ C55900P_PFAF250E128MNTTE_2.5VM

+ C55900P_PFAF250E128MNTTE_2.5VM

1

3 4

2

C47

0

.

1

U

_

0

4

0

2

_

1

6

V

4

Z

C47

0

.

1

U

_

0

4

0

2

_

1

6

V

4

Z 1

2

55

4

4

3

3

2

2

1

1

D D

C C

B B

A A

H_SWING

H_D#0H_D#1H_D#2H_D#3H_D#4H_D#5H_D#6H_D#7

H_D#11

H_D#13

H_D#9

H_D#14

H_D#8

H_D#15

H_D#12

H_D#10

H_D#19

H_D#21

H_D#17

H_D#22

H_D#16

H_D#23

H_D#20

H_D#18

H_D#27

H_D#29

H_D#25

H_D#30

H_D#24

H_D#31

H_D#28

H_D#26

H_D#35

H_D#37

H_D#33

H_D#38

H_D#32

H_D#39

H_D#36

H_D#34

H_D#43

H_D#45

H_D#41

H_D#46

H_D#40

H_D#47

H_D#44

H_D#42

H_D#51

H_D#53

H_D#49

H_D#54

H_D#48

H_D#52

H_D#50

H_D#55

H_D#59

H_D#61

H_D#57

H_D#62

H_D#56

H_D#63

H_D#60

H_D#58

H_A#3H_A#4H_A#5H_A#6H_A#7

H_A#11

H_A#8

H_A#10

H_A#12

H_A#9

H_A#13

H_A#15

H_A#17

H_A#14

H_A#21

H_A#18

H_A#20

H_A#22

H_A#19

H_A#26

H_A#23

H_A#25

H_A#27

H_A#24

H_A#31

H_A#28

H_A#30H_A#29

H_ADSTB#1

H_HIT#

H_BNR#H_BPRI#

H_DPWR#

H_ADS#H_ADSTB#0

H_LOCK#

H_DBSY#

H_BR0#

H_HITM#

H_DRDY#

H_DEFER#

H_TRDY#

H_A#16

CLK_MCH_BCLK#CLK_MCH_BCLK

H_CPUSLP#H_RESET#

H_RCOMP

H_RCOMPH_SWING

H_A#33H_A#34

H_A#32

H_A#35

H_RS#0

H_REQ#0

H_DSTBP#0

H_REQ#4

H_REQ#2

H_DSTBP#2

H_REQ#3

H_DINV#2

H_REQ#1

H_DINV#0

H_DSTBP#3

H_DSTBN#3

H_DSTBP#1

H_DINV#3

H_RS#2

H_DSTBN#1H_DSTBN#0

H_DSTBN#2

H_RS#1

H_DINV#1

H_AVREF

H_D#[0..63]H_A#[3..35]

H_ADSTB#1 H_ADSTB#0

H_RESET#

H_ADS#

H_TRDY#

H_DPWR# H_DRDY#

H_DEFER# H_BR0#

H_BNR# H_BPRI#

H_DBSY#

H_CPUSLP#

H_HITM# H_HIT#

H_LOCK#

CLK_MCH_BCLK# CLK_MCH_BCLK

H_REQ#[0..4]

H_DSTBP#0

H_DSTBN#0

H_DSTBP#1

H_DSTBN#1

H_DSTBP#2

H_DSTBN#2

H_DSTBP#3

H_DSTBN#3

H_DINV#0 H_DINV#1 H_DINV#2 H_DINV#3

H_RS#[0..2]

+1.05VS

+1.05VS

Title


Date: Sheet of




KALH0/KALG0/KAL90+ 1.0Cantiga GMCH(1/7)-GTL

B



Title


Date: Sheet of





B



Title


Date: Sheet of





B



width=10mil

width=10mil

width:spacing=10mil:20mil (

55

4

4

3

3

2

2

1

1

D D

C C

B B

A A

MCH_CLKREQ#

SM_RCOMP_VOL

SM_RCOMP_VOH

SM_RCOMP_VOHSM_RCOMP_VOL

CL_VREF

SM_RCOMP_VOH

ICH_PWROK

CLK_DREF_SSCCLK_DREF_SSC#

CLK_DREF_96M#CLK_DREF_96M

MCH_CLKSEL1MCH_CLKSEL2

MCH_CLKSEL0

MCH_CFG_5MCH_CFG_6MCH_CFG_7

MCH_CFG_9MCH_CFG_10

MCH_CFG_12MCH_CFG_13

MCH_CFG_19MCH_CFG_20

MCH_CFG_16

PM_DPRSTP#_R

MCH_RSTIN#

DPRSLPVR_RTHERMTRIP#_R

PM_EXTTS#0

GMCH_PWROK

PM_SYNC#_R

PM_EXTTS#1

MCH_TSATN#

DMI_ITX_MRX_N0

DMI_ITX_MRX_P1DMI_ITX_MRX_P0

DMI_ITX_MRX_P3DMI_ITX_MRX_P2

DMI_MTX_IRX_P1DMI_MTX_IRX_P0

DMI_MTX_IRX_P3DMI_MTX_IRX_P2

DMI_ITX_MRX_N3DMI_ITX_MRX_N2

DMI_MTX_IRX_N3

DMI_MTX_IRX_N1DMI_MTX_IRX_N0

DMI_MTX_IRX_N2

DMI_ITX_MRX_N1

CLK_MCH_3GPLLCLK_MCH_3GPLL#

CLK_DREF_SSCCLK_DREF_SSC#

CLK_DREF_96M#CLK_DREF_96M

SMRCOMPSMRCOMP#

SM_VREFSM_PWROKSM_REXT

MCH_CFG_6

MCH_CFG_10

MCH_CFG_13

MCH_CFG_20

MCH_CFG_9

MCH_CFG_16

MCH_CFG_12

MCH_CFG_19

MCH_CFG_5

MCH_CFG_7

PM_EXTTS#0

MCH_CLKREQ#

PM_EXTTS#1

GMCH_PWROK

ICH_PWROK

VGATE

MCH_TSATN#

HDA_BITCLK_MCHHDA_RST_MCH#HDA_SDIN2_MCHHDA_SDOUT_MCHHDA_SYNC_MCH

SDVO_SCLKSDVO_SDATA

MCH_CLKREQ# MCH_ICH_SYNC#

CL_CLK0 CL_DATA0

CL_RST#0

MCH_CLKSEL2

MCH_CLKSEL0MCH_CLKSEL1

H_DPRSTP#PM_SYNC#

H_THERMTRIP#PM_DPRSLPVR

PM_EXTTS#0PM_EXTTS#1

PLT_RST#

DMI_ITX_MRX_N0 DMI_ITX_MRX_N1 DMI_ITX_MRX_N2 DMI_ITX_MRX_N3

DMI_ITX_MRX_P0 DMI_ITX_MRX_P1 DMI_ITX_MRX_P2 DMI_ITX_MRX_P3

DMI_MTX_IRX_N0 DMI_MTX_IRX_N1 DMI_MTX_IRX_N2 DMI_MTX_IRX_N3

DMI_MTX_IRX_P0 DMI_MTX_IRX_P1 DMI_MTX_IRX_P2 DMI_MTX_IRX_P3

CLK_MCH_3GPLL# CLK_MCH_3GPLL

CLK_DREF_SSC CLK_DREF_SSC#

CLK_DREF_96M CLK_DREF_96M#

VGATE

ICH_PWROK

MCH_TSATN_EC#

HDA_SYNC_MCH

HDA_SDIN2

HDA_BITCLK_MCH HDA_RST_MCH#

HDA_SDOUT_MCH

SDVO_SCLK SDVO_SDATA

DDRA_CLK0 DDRA_CLK1 DDRB_CLK0 DDRB_CLK1

DDRA_CLK0# DDRA_CLK1# DDRB_CLK0# DDRB_CLK1#

DDRA_CKE0 DDRA_CKE1 DDRB_CKE0 DDRB_CKE1

DDRA_SCS0# DDRA_SCS1# DDRB_SCS0# DDRB_SCS1#

DDRA_ODT0 DDRA_ODT1 DDRB_ODT0 DDRB_ODT1

+1.8V

+1.05VS

+1.8V +1.8V

+DIMM_VREF

+3VS

+3VS

+1.05VS

+3VS

+3VS

Title


Date: Sheet of




KALH0/KALG0/KAL90+ 1.0Cantiga GMCH(2/7)-DMI/DDR

Custom



Title


Date: Sheet of





Custom



Title


Date: Sheet of





Custom



20mil

SM_DRAMRST# would beneeded for DDR3 only

as close as possible to the related balls

All RSVD balls on GMCH should be left NoConnect.

Notice: Please check HDA power rail to select HDA controller.

For Cantiga 80 Ohm

L_DDC_DATA(Default)

1 = LFP Card Present; PCIE disable0 = LFP Disable *

DDPC_CTRLDATA(Default)

1 = Digital DisplayPort Device Present0 = Digital DisplayPort Disable *

CFG100 = PCIe Loopback Enable 1 = Disable * (Default)1 = Normal Operation (Default)0 = Lane Reversal Enable

*

CFG6

000 = FSB1067

CFG[13:12]

1 = PCIE/SDVO are operating simu.

CFG19

CFG20

0 = DMI x 2

Strap Pin Table

*

01 = XOR Mode Enabled

(Default)

1 = iTPM Host Interface is Disabled

CFG5

1 = DMI Lane Reversal Enable*

1 = Dynamic ODT Enabled (Default)

*

(Default)

00 = Reserved

*

1 = DMI x 4

(Default)

*

* (Default)

0 = Normal Operation

(Default)

0 = Only PCIE or SDVO is operational.

0 = Dynamic ODT Disabled

(PCIE/SDVO select)

10 = All Z Mode Enabled

010 = FSB800

CFG16

011 = FSB667

0 = iTPM Host Interface is enabled

CFG9

CFG[2:0]

11 = Normal Operation

SDVO_CTRLDATA(Default)

1 = SDVO Card Present0 = No SDVO Card Present *

Use VGATE for GMCH_PWROK

DDR2

DDR2

DDR2DDR2

Notice: Please check HDA power rail to select HDA controller.

C56

0

.

1

U

_

0

4

0

2

_

1

6

V

4

Z

C56

0

.

1

U

_

0

4

0

2

_

1

6

V

4

Z

1

2

R451K_0402_1%@

R451K_0402_1%@

1

2

C52

2

.

2

U

_

0

6

0

3

_

6

.

3

V

6

K

C52

2

.

2

U

_

0

6

0

3

_

6

.

3

V

6

K1

2

R11481K_0402_5%R11481K_0402_5%

1

2

R86 2.21K_0402_1%@

R86 2.21K_0402_1%@ 12

R78 2.21K_0402_1%@

R78 2.21K_0402_1%@ 12

R1137 0_0402_5%PM@R1137 0_0402_5%PM@1 2

R311K_0402_1%

R311K_0402_1%

1

2

R39 10K_0402_5%R39 10K_0402_5%1 2

R1139 0_0402_5%@

R1139 0_0402_5%@1 2

R11471K_0402_5%R11471K_0402_5%

1

2

R1144 0_0402_5%R1144 0_0402_5%1 2

R38 10K_0402_5%R38 10K_0402_5%1 2

R43

1

K

_

0

4

0

2

_

1

%

R43

1

K

_

0

4

0

2

_

1

%

1

2

R81 2.21K_0402_1%@

R81 2.21K_0402_1%@ 12R44

5

1

1

_

0

4

0

2

_

1

%

R44

5

1

1

_

0

4

0

2

_

1

%

1

2

R1134 0_0402_5%PM@R1134 0_0402_5%PM@1 2

R115054.9_0402_1%R115054.9_0402_1%

1

2

R1152

330_0402_5%

R1152

330_0402_5%

1 2

R34 80.6_0402_1%R34 80.6_0402_1%1 2

R1149 2.21K_0402_1%@

R1149 2.21K_0402_1%@ 12

R40 10K_0402_5%R40 10K_0402_5%1 2

R481K_0402_1%@R481K_0402_1%@

1

2

C570.1U_0402_16V4Z

C570.1U_0402_16V4Z

1

2

R1135 0_0402_5%R1135 0_0402_5%1 2

R1143 100_0402_5%R1143 100_0402_5%1 2

C53

0

.

0

1

U

_

0

4

0

2

_

1

6

V

7

K

C53

0

.

0

1

U

_

0

4

0

2

_

1

6

V

7

K1

2

R1145 0_0402_5%R1145 0_0402_5%1 2

EB

CQ76MMBT3904_SOT23-3

EB


2

3

1

R1141 0_0402_5%R1141 0_0402_5%1 2

R1140 0_0402_5%R1140 0_0402_5%1 2

R1142 0_0402_5%R1142 0_0402_5%1 2

C54

2

.

2

U

_

0

6

0

3

_

6

.

3

V

6

K

C54

2

.

2

U

_

0

6

0

3

_

6

.

3

V

6

K1

2

EB


EB


2

3

1

R77 2.21K_0402_1%@

R77 2.21K_0402_1%@ 12

R73 4.02K_0402_1%@

R73 4.02K_0402_1%@ 12

R33

1

K

_

0

4

0

2

_

1

%

R33

1

K

_

0

4

0

2

_

1

%

1

2

R1151 33_0402_5%GM@

R1151 33_0402_5%GM@1 2

R35 80.6_0402_1%R35 80.6_0402_1%1 2

R1146 2.21K_0402_1%@

R1146 2.21K_0402_1%@ 12

R360_0402_5%

R360_0402_5%

1 2

R84 2.21K_0402_1%@

R84 2.21K_0402_1%@ 12

R1136 0_0402_5%PM@R1136 0_0402_5%PM@1 2

R75 4.02K_0402_1%@

R75 4.02K_0402_1%@ 12

R79 4.02K_0402_1%@

R79 4.02K_0402_1%@ 12

R37499_0402_1%

R37499_0402_1%

1 2

R32

3

.

0

1

K

_

0

4

0

2

_

1

%

R32

3

.

0

1

K

_

0

4

0

2

_

1

%

1

2

C51

0

.

0

1

U

_

0

4

0

2

_

1

6

V

7

K

C51

0

.

0

1

U

_

0

4

0

2

_

1

6

V

7

K

1

2

R1138 0_0402_5%PM@R1138 0_0402_5%PM@1 2

RSVD

CFG

PM

NC

C

L

K

D

M

I

G

R

A

P

H

I

C

S

V

I

D

M

E

M

I

S

C

D

D

R

C

L

K

/

C

O

N

T

R

O

L

/

C

O

M

P

E

N

S

A

T

I

O

N

H

D

A

U2B

CANTIGA ES_FCBGA1329 GM45@

RSVD

CFG

PM

NC

C

L

K

D

M

I

G

R

A

P

H

I

C

S

V

I

D

M

E

M

I

S

C

D

D

R

C

L

K

/

C

O

N

T

R

O

L

/

C

O

M

P

E

N

S

A

T

I

O

N

H

D

A

U2B


SA_CK_0 AP24SA_CK_1 AT21SB_CK_0 AV24SB_CK_1 AU20

SA_CK#_0 AR24SA_CK#_1 AR21SB_CK#_0 AU24SB_CK#_1 AV20

SA_CKE_0 BC28SA_CKE_1 AY28SB_CKE_0 AY36SB_CKE_1 BB36

SA_CS#_0 BA17SA_CS#_1 AY16SB_CS#_0 AV16SB_CS#_1 AR13

SA_ODT_0 BD17SA_ODT_1 AY17SB_ODT_O BF15SB_ODT_1 AY13

SM_RCOMP BG22SM_RCOMP# BH21

SM_RCOMP_VOH BF28SM_RCOMP_VOL BH28

SM_VREF AV42SM_PWROK AR36

SM_REXT BF17SM_DRAMRST# BC36

DPLL_REF_CLK B38DPLL_REF_CLK# A38

DPLL_REF_SSCLK E41DPLL_REF_SSCLK# F41

PEG_CLK F43PEG_CLK# E43

DMI_RXN_0 AE41DMI_RXN_1 AE37DMI_RXN_2 AE47DMI_RXN_3 AH39

DMI_RXP_0 AE40DMI_RXP_1 AE38DMI_RXP_2 AE48DMI_RXP_3 AH40

DMI_TXN_0 AE35DMI_TXN_1 AE43DMI_TXN_2 AE46DMI_TXN_3 AH42

DMI_TXP_0 AD35DMI_TXP_1 AE44DMI_TXP_2 AF46DMI_TXP_3 AH43

GFX_VID_0 B33GFX_VID_1 B32GFX_VID_2 G33GFX_VID_3 F33GFX_VID_4 E33

GFX_VR_EN C34

CL_CLK AH37CL_DATA AH36

CL_PWROK AN36CL_RST# AJ35CL_VREF AH34

DDPC_CTRLCLK N28DDPC_CTRLDATA M28

SDVO_CTRLCLK G36SDVO_CTRLDATA E36

CLKREQ# K36ICH_SYNC# H36

HDA_BCLK B28HDA_RST# B30

HDA_SDI B29HDA_SDO C29

HDA_SYNC A28

RSVD1M36RSVD2N36RSVD3R33RSVD4T33RSVD5AH9RSVD6AH10RSVD7AH12RSVD8AH13RSVD9K12RSVD10AL34RSVD11AK34RSVD12AN35RSVD13AM35RSVD14T24

RSVD15B31

RSVD17M1

RSVD20AY21

RSVD22BG23RSVD23BF23RSVD24BH18

CFG_0T25CFG_1R25CFG_2P25CFG_3P20CFG_4P24CFG_5C25CFG_6N24CFG_7M24CFG_8E21CFG_9C23CFG_10C24CFG_11N21CFG_12P21CFG_13T21CFG_14R20CFG_15M20CFG_16L21CFG_17H21CFG_18P29CFG_19R28CFG_20T28

PM_SYNC#R29PM_DPRSTP#B7PM_EXT_TS#_0N33PM_EXT_TS#_1P32PWROKAT40RSTIN#AT11THERMTRIP#T20DPRSLPVRR32

NC_1BG48NC_2BF48NC_3BD48NC_4BC48NC_5BH47NC_6BG47NC_7BE47NC_8BH46NC_9BF46NC_10BG45NC_11BH44NC_12BH43NC_13BH6NC_14BH5NC_15BG4NC_16BH3NC_17BF3NC_18BH2NC_19BG2NC_20BE2NC_21BG1NC_22BF1NC_23BD1NC_24BC1NC_25F1

RSVD16B2

RSVD25BF18

NC_26A47

TSATN# B12

55

4

4

3

3

2

2

1

1

D D

C C

B B

A A

DDRB_SDQ2DDRB_SDQ3

DDRB_SDQ0DDRB_SDQ1

DDRB_SDQ7DDRB_SDQ6DDRB_SDQ5DDRB_SDQ4

DDRB_SDQ40DDRB_SDQ41DDRB_SDQ42DDRB_SDQ43DDRB_SDQ44DDRB_SDQ45DDRB_SDQ46DDRB_SDQ47

DDRB_SDQ12

DDRB_SDQ14DDRB_SDQ15

DDRB_SDQ13

DDRB_SDQ8DDRB_SDQ9DDRB_SDQ10DDRB_SDQ11




DDRB_SDQ23

DDRB_SDQ16




DDRB_SDQ29



DDRB_SDQ28


DDRB_SDQ[0..63]

DDRB_SMA[0..14]DDRB_SDM[0..7]

DDRA_SDQ[0..63]

DDRA_SMA[0..14]DDRA_SDM[0..7]

DDRA_SDQ2DDRA_SDQ3

DDRA_SDQ0DDRA_SDQ1

DDRA_SDQ7DDRA_SDQ6DDRA_SDQ5DDRA_SDQ4

DDRA_SDQ40DDRA_SDQ41DDRA_SDQ42DDRA_SDQ43DDRA_SDQ44DDRA_SDQ45DDRA_SDQ46DDRA_SDQ47

DDRA_SDQ12

DDRA_SDQ14DDRA_SDQ15

DDRA_SDQ13

DDRA_SDQ8DDRA_SDQ9DDRA_SDQ10DDRA_SDQ11




DDRA_SDQ23

DDRA_SDQ16




DDRA_SDQ29



DDRA_SDQ28


DDRA_SMA3

DDRA_SMA7

DDRA_SMA0

DDRA_SMA2

DDRA_SMA10

DDRA_SMA1

DDRA_SMA6DDRA_SMA5

DDRA_SMA12DDRA_SMA11

DDRA_SMA4

DDRA_SMA8DDRA_SMA9

DDRA_SMA13DDRA_SMA14

DDRA_SDQS5#

DDRA_SDQS0#

DDRA_SDQS4#DDRA_SDQS3#

DDRA_SDQS7#

DDRA_SDQS2#

DDRA_SDQS6#

DDRA_SDQS1#

DDRA_SDQS5

DDRA_SDQS0

DDRA_SDQS4DDRA_SDQS3

DDRA_SDQS7

DDRA_SDQS2

DDRA_SDQS6

DDRA_SDQS1

DDRA_SDM6DDRA_SDM5

DDRA_SDM0

DDRA_SDM4

DDRA_SDM7

DDRA_SDM1DDRA_SDM2DDRA_SDM3

DDRB_SMA3

DDRB_SMA7

DDRB_SMA0

DDRB_SMA2

DDRB_SMA10

DDRB_SMA1

DDRB_SMA6DDRB_SMA5

DDRB_SMA12DDRB_SMA11

DDRB_SMA4

DDRB_SMA8DDRB_SMA9

DDRB_SMA13DDRB_SMA14

DDRB_SDQS5#

DDRB_SDQS0#

DDRB_SDQS4#DDRB_SDQS3#

DDRB_SDQS7#

DDRB_SDQS2#

DDRB_SDQS6#

DDRB_SDQS1#

DDRB_SDQS0

DDRB_SDQS5DDRB_SDQS4DDRB_SDQS3

DDRB_SDQS7

DDRB_SDQS2

DDRB_SDQS6

DDRB_SDQS1

DDRB_SDM6

DDRB_SDM1

DDRB_SDM5

DDRB_SDM0

DDRB_SDM4DDRB_SDM3

DDRB_SDM7

DDRB_SDM2

DDRA_SBS2#

DDRA_SBS0# DDRA_SBS1#

DDRA_SDQ[0..63]

DDRA_SMA[0..14]DDRA_SDM[0..7]

DDRB_SDQ[0..63]

DDRB_SMA[0..14]DDRB_SDM[0..7]

DDRA_SDQS6#

DDRA_SDQS3#

DDRA_SDQS7#

DDRA_SDQS5#

DDRA_SDQS0#

DDRA_SDQS4#

DDRA_SDQS1# DDRA_SDQS2#

DDRA_SDQS6

DDRA_SDQS3

DDRA_SDQS7

DDRA_SDQS5

DDRA_SDQS0

DDRA_SDQS4

DDRA_SDQS1 DDRA_SDQS2

DDRA_SCAS# DDRA_SWE#

DDRA_SRAS#

DDRB_SBS2#

DDRB_SBS0# DDRB_SBS1#

DDRB_SCAS#

DDRB_SDQS6#

DDRB_SDQS3#

DDRB_SDQS7#

DDRB_SDQS5#

DDRB_SDQS0#

DDRB_SDQS4#

DDRB_SDQS1# DDRB_SDQS2#

DDRB_SDQS6

DDRB_SDQS3

DDRB_SDQS7

DDRB_SDQS5

DDRB_SDQS0

DDRB_SDQS4

DDRB_SDQS1 DDRB_SDQS2

DDRB_SRAS#

DDRB_SWE#

Title


Date: Sheet of




KAL90 0.1Cantiga GMCH(3/7)-DDR

B



Title


Date: Sheet of





B



Title


Date: Sheet of





B



D

D

R

S

Y

S

T

E

M

M

E

M

O

R

Y

B

U2E

CANTIGA ES_FCBGA1329GM45@

D

D

R

S

Y

S

T

E

M

M

E

M

O

R

Y

B

U2E


SB_DQ_0AK47SB_DQ_1AH46SB_DQ_2AP47SB_DQ_3AP46SB_DQ_4AJ46SB_DQ_5AJ48SB_DQ_6AM48SB_DQ_7AP48SB_DQ_8AU47SB_DQ_9AU46SB_DQ_10BA48SB_DQ_11AY48SB_DQ_12AT47SB_DQ_13AR47SB_DQ_14BA47SB_DQ_15BC47SB_DQ_16BC46SB_DQ_17BC44SB_DQ_18BG43SB_DQ_19BF43SB_DQ_20BE45SB_DQ_21BC41SB_DQ_22BF40SB_DQ_23BF41SB_DQ_24BG38SB_DQ_25BF38SB_DQ_26BH35SB_DQ_27BG35SB_DQ_28BH40SB_DQ_29BG39SB_DQ_30BG34SB_DQ_31BH34SB_DQ_32BH14SB_DQ_33BG12SB_DQ_34BH11SB_DQ_35BG8SB_DQ_36BH12SB_DQ_37BF11SB_DQ_38BF8SB_DQ_39BG7SB_DQ_40BC5SB_DQ_41BC6SB_DQ_42AY3SB_DQ_43AY1SB_DQ_44BF6SB_DQ_45BF5SB_DQ_46BA1SB_DQ_47BD3SB_DQ_48AV2SB_DQ_49AU3SB_DQ_50AR3SB_DQ_51AN2SB_DQ_52AY2SB_DQ_53AV1SB_DQ_54AP3SB_DQ_55AR1SB_DQ_56AL1SB_DQ_57AL2SB_DQ_58AJ1SB_DQ_59AH1SB_DQ_60AM2SB_DQ_61AM3SB_DQ_62AH3SB_DQ_63AJ3

SB_BS_0 BC16SB_BS_1 BB17SB_BS_2 BB33

SB_RAS# AU17SB_CAS# BG16SB_WE# BF14

SB_DM_0 AM47SB_DM_1 AY47SB_DM_2 BD40SB_DM_3 BF35SB_DM_4 BG11SB_DM_5 BA3SB_DM_6 AP1SB_DM_7 AK2

SB_DQS_0 AL47SB_DQS_1 AV48SB_DQS_2 BG41SB_DQS_3 BG37SB_DQS_4 BH9SB_DQS_5 BB2SB_DQS_6 AU1SB_DQS_7 AN6

SB_DQS#_0 AL46SB_DQS#_1 AV47SB_DQS#_2 BH41SB_DQS#_3 BH37SB_DQS#_4 BG9SB_DQS#_5 BC2SB_DQS#_6 AT2SB_DQS#_7 AN5

SB_MA_0 AV17SB_MA_1 BA25SB_MA_2 BC25SB_MA_3 AU25SB_MA_4 AW25SB_MA_5 BB28SB_MA_6 AU28SB_MA_7 AW28SB_MA_8 AT33SB_MA_9 BD33

SB_MA_10 BB16SB_MA_11 AW33SB_MA_12 AY33SB_MA_13 BH15SB_MA_14 AU33

D

D

R

S

Y

S

T

E

M

M

E

M

O

R

Y

A

U2D


D

D

R

S

Y

S

T

E

M

M

E

M

O

R

Y

A

U2D


SA_BS_0 BD21SA_BS_1 BG18SA_BS_2 AT25

SA_RAS# BB20SA_CAS# BD20SA_WE# AY20

SA_DM_0 AM37SA_DM_1 AT41SA_DM_2 AY41SA_DM_3 AU39SA_DM_4 BB12SA_DM_5 AY6SA_DM_6 AT7SA_DM_7 AJ5

SA_DQS_0 AJ44SA_DQS_1 AT44SA_DQS_2 BA43SA_DQS_3 BC37SA_DQS_4 AW12SA_DQS_5 BC8SA_DQS_6 AU8SA_DQS_7 AM7

SA_DQS#_0 AJ43SA_DQS#_1 AT43SA_DQS#_2 BA44SA_DQS#_3 BD37SA_DQS#_4 AY12SA_DQS#_5 BD8SA_DQS#_6 AU9SA_DQS#_7 AM8

SA_MA_0 BA21SA_MA_1 BC24SA_MA_2 BG24SA_MA_3 BH24SA_MA_4 BG25SA_MA_5 BA24SA_MA_6 BD24SA_MA_7 BG27SA_MA_8 BF25SA_MA_9 AW24

SA_MA_10 BC21SA_MA_11 BG26SA_MA_12 BH26SA_MA_13 BH17SA_MA_14 AY25

SA_DQ_0AJ38SA_DQ_1AJ41SA_DQ_2AN38SA_DQ_3AM38SA_DQ_4AJ36SA_DQ_5AJ40SA_DQ_6AM44SA_DQ_7AM42SA_DQ_8AN43SA_DQ_9AN44SA_DQ_10AU40SA_DQ_11AT38SA_DQ_12AN41SA_DQ_13AN39SA_DQ_14AU44SA_DQ_15AU42SA_DQ_16AV39SA_DQ_17AY44SA_DQ_18BA40SA_DQ_19BD43SA_DQ_20AV41SA_DQ_21AY43SA_DQ_22BB41SA_DQ_23BC40SA_DQ_24AY37SA_DQ_25BD38SA_DQ_26AV37SA_DQ_27AT36SA_DQ_28AY38SA_DQ_29BB38SA_DQ_30AV36SA_DQ_31AW36SA_DQ_32BD13SA_DQ_33AU11SA_DQ_34BC11SA_DQ_35BA12SA_DQ_36AU13SA_DQ_37AV13SA_DQ_38BD12SA_DQ_39BC12SA_DQ_40BB9SA_DQ_41BA9SA_DQ_42AU10SA_DQ_43AV9SA_DQ_44BA11SA_DQ_45BD9SA_DQ_46AY8SA_DQ_47BA6SA_DQ_48AV5SA_DQ_49AV7SA_DQ_50AT9SA_DQ_51AN8SA_DQ_52AU5SA_DQ_53AU6SA_DQ_54AT5SA_DQ_55AN10SA_DQ_56AM11SA_DQ_57AM5SA_DQ_58AJ9SA_DQ_59AJ8SA_DQ_60AN12SA_DQ_61AM13SA_DQ_62AJ11SA_DQ_63AJ12

55

4

4

3

3

2

2

1

1

D D

C C

B B

A A

LVDS_IBG

GMCH_CRT_CLK

GMCH_CRT_DATA

GMCH_LCD_CLK

GMCH_LCD_DATA

LCTLB_DATA

LCTLA_CLK

LBKLT_EN

PEG_COMP

GMCH_CRT_DATAGMCH_CRT_CLK

TV_DCONSEL_1TV_DCONSEL_0

GMCH_TXOUT1-GMCH_TXOUT2-

GMCH_TXOUT0+

GMCH_TXOUT2+

GMCH_TXOUT0-

GMCH_TXOUT1+

GMCH_TXCLK-GMCH_TXCLK+

GMCH_LCD_CLKGMCH_LCD_DATA

LBKLT_EN

LCTLB_DATALCTLA_CLK

CRT_IREF

PCIE_GTX_C_MRX_N11

PCIE_GTX_C_MRX_N8

PCIE_GTX_C_MRX_N10PCIE_GTX_C_MRX_N9

PCIE_GTX_C_MRX_N5

PCIE_GTX_C_MRX_N14

PCIE_GTX_C_MRX_N12PCIE_GTX_C_MRX_N13

PCIE_GTX_C_MRX_N15

PCIE_GTX_C_MRX_N1

PCIE_GTX_C_MRX_N3

PCIE_GTX_C_MRX_N7

PCIE_GTX_C_MRX_N2

PCIE_GTX_C_MRX_N4

PCIE_GTX_C_MRX_N6

PCIE_GTX_C_MRX_N0 PCIE_MTX_C_GRX_P[0..15]PCIE_MTX_C_GRX_N[0..15]

PCIE_GTX_C_MRX_N[0..15]PCIE_GTX_C_MRX_P[0..15]

PCIE_MTX_GRX_N2PCIE_MTX_GRX_N1PCIE_MTX_GRX_N0

PCIE_MTX_GRX_N4

PCIE_MTX_GRX_N7

PCIE_MTX_GRX_N3

PCIE_MTX_GRX_N5


PCIE_MTX_GRX_N6

PCIE_MTX_GRX_N11PCIE_MTX_GRX_N12


PCIE_MTX_C_GRX_N7

PCIE_MTX_C_GRX_N1PCIE_MTX_C_GRX_N2

PCIE_MTX_C_GRX_N4

PCIE_MTX_C_GRX_N8

PCIE_MTX_C_GRX_N10

PCIE_MTX_C_GRX_N0

PCIE_MTX_C_GRX_N9

PCIE_MTX_C_GRX_N5

PCIE_MTX_C_GRX_N3

PCIE_MTX_C_GRX_N12

PCIE_MTX_C_GRX_N14

PCIE_MTX_C_GRX_N6

PCIE_MTX_C_GRX_N11

PCIE_MTX_C_GRX_N15

PCIE_MTX_C_GRX_N13

PCIE_MTX_GRX_P1

PCIE_MTX_GRX_P7

PCIE_MTX_GRX_P2PCIE_MTX_GRX_P3

PCIE_MTX_GRX_P0

PCIE_MTX_GRX_P4PCIE_MTX_GRX_P5

PCIE_MTX_GRX_P8

PCIE_MTX_GRX_P11PCIE_MTX_GRX_P10PCIE_MTX_GRX_P9

PCIE_MTX_GRX_P6

PCIE_MTX_GRX_P15PCIE_MTX_GRX_P14PCIE_MTX_GRX_P13PCIE_MTX_GRX_P12

PCIE_MTX_C_GRX_P7

PCIE_MTX_C_GRX_P1PCIE_MTX_C_GRX_P2


PCIE_MTX_C_GRX_P0

PCIE_MTX_C_GRX_P3

PCIE_MTX_C_GRX_P15

PCIE_MTX_C_GRX_P9

PCIE_MTX_C_GRX_P6


PCIE_MTX_C_GRX_P8

PCIE_MTX_C_GRX_P12PCIE_MTX_C_GRX_P13PCIE_MTX_C_GRX_P14

PCIE_GTX_C_MRX_P11

PCIE_GTX_C_MRX_P9PCIE_GTX_C_MRX_P8

PCIE_GTX_C_MRX_P3

PCIE_GTX_C_MRX_P1

PCIE_GTX_C_MRX_P10

PCIE_GTX_C_MRX_P7

PCIE_GTX_C_MRX_P12

PCIE_GTX_C_MRX_P4

PCIE_GTX_C_MRX_P14

PCIE_GTX_C_MRX_P6

PCIE_GTX_C_MRX_P15

PCIE_GTX_C_MRX_P13

PCIE_GTX_C_MRX_P5

PCIE_GTX_C_MRX_P0

PCIE_GTX_C_MRX_P2

GMCH_TV_LUMAGMCH_TV_CRMA

GMCH_TV_COMPS

PCIE_MTX_GRX_N0 HDMI_PCIE_MTX_C_GRX_N0




PCIE_MTX_GRX_P0 HDMI_PCIE_MTX_C_GRX_P0




HDMI_PCIE_MTX_C_GRX_P[0..3]HDMI_PCIE_MTX_C_GRX_N[0..3]

PCIE_GTX_C_MRX_P3

GMCH_CRT_HSYNC

GMCH_CRT_CLKGMCH_CRT_DATA

GMCH_TXOUT1-

GMCH_TXOUT1+

GMCH_TXOUT2-

GMCH_TXOUT2+

GMCH_TXOUT0-

GMCH_TXOUT0+

GMCH_TXCLK+GMCH_TXCLK-

GMCH_ENVDDGMCH_LCD_DATA

GMCH_LCD_CLK

ENBKLDPST_PWM

GMCH_CRT_VSYNC

GMCH_CRT_R

GMCH_CRT_B

GMCH_CRT_G

PCIE_MTX_C_GRX_N[0..15]

PCIE_GTX_C_MRX_P[0..15] PCIE_GTX_C_MRX_N[0..15]

PCIE_MTX_C_GRX_P[0..15]

HDMI_PCIE_MTX_C_GRX_N[0..3] HDMI_PCIE_MTX_C_GRX_P[0..3]

TMDS_B_HPD#

+3VS

+1.05VS

Title


Date: Sheet of




KALH0/KALG0/KAL90+ 1.0Cantiga GMCH(4/7)-VGA/LVDS/TV

Custom



Title


Date: Sheet of





Custom



Title


Date: Sheet of





Custom



10mils

Change to 0Ohm when use PM chip

Change to 0Ohm when use PM chip

CLOSE SPLIT POINT

C1308 0.1U_0402_16V7KPM@C1308 0.1U_0402_16V7KPM@1 2

R1162 0_0402_5%PM@R1162 0_0402_5%PM@12

R1167 10K_0402_5%GM@R1167 10K_0402_5%GM@1 2

C1322 0.1U_0402_16V7KGM@ C1322 0.1U_0402_16V7KGM@1 2

R10775_0402_1%

GM@

R10775_0402_1%

GM@

1

2

C1302 0.1U_0402_16V7KPM@C1302 0.1U_0402_16V7KPM@1 2

LVDS

TV

VGA

P

C

I

-

E

X

P

R

E

S

S

G

R

A

P

H

I

C

S

U2C


LVDS

TV

VGA

P

C

I

-

E

X

P

R

E

S

S

G

R

A

P

H

I

C

S

U2C


PEG_COMPI T37PEG_COMPO T36

PEG_RX#_0 H44PEG_RX#_1 J46PEG_RX#_2 L44PEG_RX#_3 L40PEG_RX#_4 N41PEG_RX#_5 P48PEG_RX#_6 N44PEG_RX#_7 T43PEG_RX#_8 U43PEG_RX#_9 Y43

PEG_RX#_10 Y48PEG_RX#_11 Y36PEG_RX#_12 AA43PEG_RX#_13 AD37PEG_RX#_14 AC47PEG_RX#_15 AD39

PEG_RX_0 H43PEG_RX_1 J44PEG_RX_2 L43PEG_RX_3 L41PEG_RX_4 N40PEG_RX_5 P47PEG_RX_6 N43PEG_RX_7 T42PEG_RX_8 U42PEG_RX_9 Y42

PEG_RX_10 W47PEG_RX_11 Y37PEG_RX_12 AA42PEG_RX_13 AD36PEG_RX_14 AC48PEG_RX_15 AD40

PEG_TX#_0 J41PEG_TX#_1 M46PEG_TX#_2 M47PEG_TX#_3 M40PEG_TX#_4 M42PEG_TX#_5 R48PEG_TX#_6 N38PEG_TX#_7 T40PEG_TX#_8 U37PEG_TX#_9 U40

PEG_TX#_10 Y40PEG_TX#_11 AA46PEG_TX#_12 AA37PEG_TX#_13 AA40PEG_TX#_14 AD43PEG_TX#_15 AC46

PEG_TX_0 J42PEG_TX_1 L46PEG_TX_2 M48PEG_TX_3 M39PEG_TX_4 M43PEG_TX_5 R47PEG_TX_6 N37PEG_TX_7 T39PEG_TX_8 U36PEG_TX_9 U39

PEG_TX_10 Y39PEG_TX_11 Y46PEG_TX_12 AA36PEG_TX_13 AA39PEG_TX_14 AD42PEG_TX_15 AD46

L_BKLT_CTRLL32L_BKLT_ENG32L_CTRL_CLKM32L_CTRL_DATAM33L_DDC_CLKK33L_DDC_DATAJ33L_VDD_ENM29

LVDS_IBGC44LVDS_VBGB43LVDS_VREFHE37LVDS_VREFLE38

LVDSA_CLK#C41LVDSA_CLKC40LVDSB_CLK#B37LVDSB_CLKA37

LVDSA_DATA#_0H47LVDSA_DATA#_1E46LVDSA_DATA#_2G40LVDSA_DATA#_3A40

LVDSA_DATA_0H48LVDSA_DATA_1D45LVDSA_DATA_2F40LVDSA_DATA_3B40

LVDSB_DATA#_0A41LVDSB_DATA#_1H38LVDSB_DATA#_2G37LVDSB_DATA#_3J37

LVDSB_DATA_0B42LVDSB_DATA_1G38LVDSB_DATA_2F37LVDSB_DATA_3K37

TVA_DACF25TVB_DACH25TVC_DACK25

TV_RTNH24

TV_DCONSEL_0C31TV_DCONSEL_1E32

CRT_BLUEE28

CRT_GREENG28

CRT_REDJ28

CRT_IRTNG29

CRT_DDC_CLKH32CRT_DDC_DATAJ32CRT_HSYNCJ29CRT_TVO_IREFE29

CRT_VSYNCL29

C1323 0.1U_0402_16V7KGM@ C1323 0.1U_0402_16V7KGM@1 2

C1299 0.1U_0402_16V7KPM@C1299 0.1U_0402_16V7KPM@1 2

R1166 2.2K_0402_5%GM@R1166 2.2K_0402_5%GM@1 2

R1160 150_0402_1%GM@

R1160 150_0402_1%GM@ 12

C1324 0.1U_0402_16V7KGM@ C1324 0.1U_0402_16V7KGM@1 2

C1300 0.1U_0402_16V7KPM@C1300 0.1U_0402_16V7KPM@1 2

R1168 10K_0402_5%GM@R1168 10K_0402_5%GM@1 2

C1295 0.1U_0402_16V7KPM@C1295 0.1U_0402_16V7KPM@1 2

C1303 0.1U_0402_16V7KPM@C1303 0.1U_0402_16V7KPM@1 2

C1321 0.1U_0402_16V7KGM@ C1321 0.1U_0402_16V7KGM@1 2

C1325 0.1U_0402_16V7KGM@ C1325 0.1U_0402_16V7KGM@1 2

C1306 0.1U_0402_16V7KPM@C1306 0.1U_0402_16V7KPM@1 2

R1169 2.2K_0402_5%GM@R1169 2.2K_0402_5%GM@1 2

C1290 0.1U_0402_16V7KPM@C1290 0.1U_0402_16V7KPM@1 2

R10875_0402_1%GM@

R10875_0402_1%GM@

1

2

C1297 0.1U_0402_16V7KPM@C1297 0.1U_0402_16V7KPM@1 2

C1314 0.1U_0402_16V7KPM@C1314 0.1U_0402_16V7KPM@1 2

R1163 0_0402_5%PM@R1163 0_0402_5%PM@12

C1326 0.1U_0402_16V7KGM@ C1326 0.1U_0402_16V7KGM@1 2

C1291 0.1U_0402_16V7KPM@C1291 0.1U_0402_16V7KPM@1 2

R9375_0402_1%GM@

R9375_0402_1%GM@

1

2

R1154 0_0402_5%GM@R1154 0_0402_5%GM@1 2

C1317 0.1U_0402_16V7KPM@C1317 0.1U_0402_16V7KPM@1 2C1316 0.1U_0402_16V7KPM@C1316 0.1U_0402_16V7KPM@1 2

R1170 2.2K_0402_5%GM@R1170 2.2K_0402_5%GM@1 2

C1310 0.1U_0402_16V7KPM@C1310 0.1U_0402_16V7KPM@1 2

C1327 0.1U_0402_16V7KGM@ C1327 0.1U_0402_16V7KGM@1 2

C1293 0.1U_0402_16V7KPM@C1293 0.1U_0402_16V7KPM@1 2

R1173 100K_0402_5%R1173 100K_0402_5%1 2

C1318 0.1U_0402_16V7KPM@C1318 0.1U_0402_16V7KPM@1 2

R1161 150_0402_1%GM@

R1161 150_0402_1%GM@ 12

C1307 0.1U_0402_16V7KPM@C1307 0.1U_0402_16V7KPM@1 2

C1320 0.1U_0402_16V7KPM@C1320 0.1U_0402_16V7KPM@1 2

C1313 0.1U_0402_16V7KPM@C1313 0.1U_0402_16V7KPM@1 2

C1328 0.1U_0402_16V7KGM@ C1328 0.1U_0402_16V7KGM@1 2

R1159 150_0402_1%GM@

R1159 150_0402_1%GM@ 12

C1292 0.1U_0402_16V7KPM@C1292 0.1U_0402_16V7KPM@1 2

C1294 0.1U_0402_16V7KPM@

C1294 0.1U_0402_16V7KPM@

1 2

C1319 0.1U_0402_16V7KPM@C1319 0.1U_0402_16V7KPM@1 2

R1155 2.37K_0402_1%GM@R1155 2.37K_0402_1%GM@1 2

C1298 0.1U_0402_16V7KPM@C1298 0.1U_0402_16V7KPM@1 2

R1153 0_0402_5%GM@R1153 0_0402_5%GM@12

C1301 0.1U_0402_16V7KPM@C1301 0.1U_0402_16V7KPM@1 2

C1289 0.1U_0402_16V7KPM@C1289 0.1U_0402_16V7KPM@1 2

C1305 0.1U_0402_16V7KPM@C1305 0.1U_0402_16V7KPM@1 2

C1296 0.1U_0402_16V7KPM@C1296 0.1U_0402_16V7KPM@1 2

R1164 2.2K_0402_5%GM@R1164 2.2K_0402_5%GM@1 2R11651.02K_0402_1%GM@

R11651.02K_0402_1%GM@

1

2

C1311 0.1U_0402_16V7KPM@C1311 0.1U_0402_16V7KPM@1 2

R1171 0_0402_5%GM@R1171 0_0402_5%GM@12

R57 49.9_0402_1%R57 49.9_0402_1%1 2

C1304 0.1U_0402_16V7KPM@C1304 0.1U_0402_16V7KPM@1 2

C1309 0.1U_0402_16V7KPM@C1309 0.1U_0402_16V7KPM@1 2

C1312 0.1U_0402_16V7KPM@C1312 0.1U_0402_16V7KPM@1 2

C1315 0.1U_0402_16V7KPM@C1315 0.1U_0402_16V7KPM@1 2

55

4

4

3

3

2

2

1

1

D D

C C

B B

A A

VCC_AXG_SENSEVSS_AXG_SENSE

VCCSM_LF4

VCCSM_LF7

VCCSM_LF2

VCCSM_LF5

VCCSM_LF3

VCCSM_LF6

VCCSM_LF1

VCC_SM_BD16

VCC_SM_BA36

VCC_SM_BB24

VCC_SM_AW16VCC_SM_BD16

VCC_SM_BA36

VCC_SM_AT13

VCC_SM_AT13

VCC_SM_BB24

VCC_SM_AW16

+1.05VS

+VGFX_CORE

+1.8V

+1.05VS

+1.05VS

+1.05VS

+1.8V+VGFX_CORE

+VGFX_CORE

Title


Date: Sheet of




KALH0/KALG0/KAL90+ 1.0Cantiga GMCH(5/7)-VCC

Custom



Title


Date: Sheet of





Custom



Title


Date: Sheet of





Custom



VCC_AXG: 6326.84mA(330UF*2, 22UF*1, 10UF*1, 1U*1, 0.47U*1, 0.1UF*2)

2600mA

VCC: 1930.4mA (GMCH), 1210.34mA (MCH)(270UF*1, 22UF*1, 0.22UF*2, 0.1UF*1)

Pins BA36, BB24, BD16,BB21, AW16, AW13, AT13could be left NC for DDR2board.

Reference PILLAR_ROCK CRB Rev1.0

Place close to the GMCH

Place on the edge

VCC_SM: 2600mA(330UF*1, 22UF*2, 0.1UF*1)

Reference PILLAR_ROCK CRB Rev1.0

Cavity Capacitors

Cavity Capacitors

Place close to the GMCH

DDR2

C143

0

.

4

7

U

_

0

6

0

3

_

1

6

V

4

Z

C143

0

.

4

7

U

_

0

6

0

3

_

1

6

V

4

Z1

2

C1481

1

U

_

0

4

0

2

_

6

.

3

V

6

K

GM@C1481

1

U

_

0

4

0

2

_

6

.

3

V

6

K

GM@

1

2

C142

0

.

2

2

U

_

0

4

0

2

_

6

.

3

V

6

K

C142

0

.

2

2

U

_

0

4

0

2

_

6

.

3

V

6

K

1

2

C141

0

.

2

2

U

_

0

4

0

2

_

6

.

3

V

6

K

C141

0

.

2

2

U

_

0

4

0

2

_

6

.

3

V

6

K1

2

C133

0

.

2

2

U

_

0

4

0

2

_

6

.

3

V

6

K

C133

0

.

2

2

U

_

0

4

0

2

_

6

.

3

V

6

K

C1483

1

0

U

_

0

8

0

5

_

1

0

V

4

Z

GM@C1483

1

0

U

_

0

8

0

5

_

1

0

V

4

Z

GM@

1

2

C14890

.

1

U

_

0

4

0

2

_

1

6

V

7

K

@C1489

0

.

1

U

_

0

4

0

2

_

1

6

V

7

K

@

1

2

C145

1

U

_

0

4

0

2

_

6

.

3

V

6

K

C145

1

U

_

0

4

0

2

_

6

.

3

V

6

K1

2

C140

0

.

1

U

_

0

4

0

2

_

1

6

V

7

K

C140

0

.

1

U

_

0

4

0

2

_

1

6

V

7

K1

2

C124

1

0

U

_

0

8

0

5

_

1

0

V

4

Z

C124

1

0

U

_

0

8

0

5

_

1

0

V

4

Z 1

2

C1486

0

.

1

U

_

0

4

0

2

_

1

6

V

7

K

@C1486

0

.

1

U

_

0

4

0

2

_

1

6

V

7

K

@

1

2

C1482

1

0

U

_

0

8

0

5

_

1

0

V

4

Z

GM@C1482

1

0

U

_

0

8

0

5

_

1

0

V

4

Z

GM@

1

2R1175

0

_

0

4

0

2

_

5

%

PM@R1175

0

_

0

4

0

2

_

5

%

PM@

+ C131

2

2

0

U

_

D

2

_

4

V

M

_

R

1

5

+ C131

2

2

0

U

_

D

2

_

4

V

M

_

R

1

5

1

2

C130

1

0

U

_

0

8

0

5

_

1

0

V

4

Z

C130

1

0

U

_

0

8

0

5

_

1

0

V

4

Z1

2

J2JUMP_43X79

@J2JUMP_43X79

@11 2 2

C122

1

0

U

_

0

8

0

5

_

1

0

V

4

Z

C122

1

0

U

_

0

8

0

5

_

1

0

V

4

Z1

2

C1487

0

.

1

U

_

0

4

0

2

_

1

6

V

7

K

@C1487

0

.

1

U

_

0

4

0

2

_

1

6

V

7

K

@

1

2

T4 PAD@ T4 PAD@

C144

1

U

_

0

4

0

2

_

6

.

3

V

6

K

C144

1

U

_

0

4

0

2

_

6

.

3

V

6

K1

2

R1174 0_0805_5%GM@R1174 0_0805_5%GM@1 2

+

C126

3

3

0

U

_

D

2

E

_

2

.

5

V

M

_

R

1

5

+

C126

3

3

0

U

_

D

2

E

_

2

.

5

V

M

_

R

1

5

1

2

P

O

W

E

R

VCC CORE

V

C

C

N

C

T

F

U2G


P

O

W

E

R

VCC CORE

V

C

C

N

C

T

F

U2G


VCC_1AG34VCC_2AC34VCC_3AB34VCC_4AA34VCC_5Y34VCC_6V34VCC_7U34VCC_8AM33VCC_9AK33VCC_10AJ33VCC_11AG33VCC_12AF33

VCC_13AE33VCC_14AC33VCC_15AA33VCC_16Y33VCC_17W33VCC_18V33VCC_19U33VCC_20AH28VCC_21AF28VCC_22AC28VCC_23AA28VCC_24AJ26VCC_25AG26VCC_26AE26VCC_27AC26VCC_28AH25VCC_29AG25VCC_30AF25VCC_31AG24VCC_32AJ23VCC_33AH23VCC_34AF23VCC_35T32

VCC_NCTF_1 AM32VCC_NCTF_2 AL32VCC_NCTF_3 AK32VCC_NCTF_4 AJ32VCC_NCTF_5 AH32VCC_NCTF_6 AG32VCC_NCTF_7 AE32VCC_NCTF_8 AC32VCC_NCTF_9 AA32

VCC_NCTF_10 Y32VCC_NCTF_11 W32VCC_NCTF_12 U32VCC_NCTF_13 AM30VCC_NCTF_14 AL30VCC_NCTF_15 AK30VCC_NCTF_16 AH30VCC_NCTF_17 AG30VCC_NCTF_18 AF30VCC_NCTF_19 AE30VCC_NCTF_20 AC30VCC_NCTF_21 AB30VCC_NCTF_22 AA30VCC_NCTF_23 Y30VCC_NCTF_24 W30VCC_NCTF_25 V30VCC_NCTF_26 U30VCC_NCTF_27 AL29VCC_NCTF_28 AK29VCC_NCTF_29 AJ29VCC_NCTF_30 AH29VCC_NCTF_31 AG29VCC_NCTF_32 AE29VCC_NCTF_33 AC29VCC_NCTF_34 AA29VCC_NCTF_35 Y29VCC_NCTF_36 W29VCC_NCTF_37 V29VCC_NCTF_38 AL28VCC_NCTF_39 AK28VCC_NCTF_40 AL26VCC_NCTF_41 AK26VCC_NCTF_42 AK25VCC_NCTF_43 AK24VCC_NCTF_44 AK23

+C1485

3

3

0

U

_

D

2

E

_

2

.

5

V

M

_

R

1

5

GM@+C1485

3

3

0

U

_

D

2

E

_

2

.

5

V

M

_

R

1

5

GM@

1

2

C132

0

.

2

2

U

_

0

4

0

2

_

6

.

3

V

6

K

C132

0

.

2

2

U

_

0

4

0

2

_

6

.

3

V

6

K

T5 PAD@ T5 PAD@

C139

0

.

1

U

_

0

4

0

2

_

1

6

V

7

K

C139

0

.

1

U

_

0

4

0

2

_

1

6

V

7

K1

2

P

O

W

E

R

VCC SM

VCC GFX

V

C

C

G

F

X

N

C

T

F

V

C

C

S

M

L

F

U2F


P

O

W

E

R

VCC SM

VCC GFX

V

C

C

G

F

X

N

C

T

F

V

C

C

S

M

L

F

U2F


VCC_AXG_NTCF_1 W28VCC_AXG_NCTF_2 V28VCC_AXG_NCTF_3 W26VCC_AXG_NCTF_4 V26VCC_AXG_NCTF_5 W25VCC_AXG_NCTF_6 V25VCC_AXG_NCTF_7 W24VCC_AXG_NCTF_8 V24VCC_AXG_NCTF_9 W23

VCC_AXG_NCTF_10 V23VCC_AXG_NCTF_11 AM21VCC_AXG_NCTF_12 AL21VCC_AXG_NCTF_13 AK21VCC_AXG_NCTF_14 W21VCC_AXG_NCTF_15 V21VCC_AXG_NCTF_16 U21VCC_AXG_NCTF_17 AM20VCC_AXG_NCTF_18 AK20VCC_AXG_NCTF_19 W20VCC_AXG_NCTF_20 U20VCC_AXG_NCTF_21 AM19VCC_AXG_NCTF_22 AL19VCC_AXG_NCTF_23 AK19VCC_AXG_NCTF_24 AJ19VCC_AXG_NCTF_25 AH19VCC_AXG_NCTF_26 AG19VCC_AXG_NCTF_27 AF19VCC_AXG_NCTF_28 AE19VCC_AXG_NCTF_29 AB19VCC_AXG_NCTF_30 AA19VCC_AXG_NCTF_31 Y19VCC_AXG_NCTF_32 W19VCC_AXG_NCTF_33 V19VCC_AXG_NCTF_34 U19VCC_AXG_NCTF_35 AM17VCC_AXG_NCTF_36 AK17VCC_AXG_NCTF_37 AH17VCC_AXG_NCTF_38 AG17VCC_AXG_NCTF_39 AF17VCC_AXG_NCTF_40 AE17VCC_AXG_NCTF_41 AC17VCC_AXG_NCTF_42 AB17VCC_AXG_NCTF_43 Y17VCC_AXG_NCTF_44 W17VCC_AXG_NCTF_45 V17VCC_AXG_NCTF_46 AM16VCC_AXG_NCTF_47 AL16VCC_AXG_NCTF_48 AK16VCC_AXG_NCTF_49 AJ16VCC_AXG_NCTF_50 AH16VCC_AXG_NCTF_51 AG16VCC_AXG_NCTF_52 AF16VCC_AXG_NCTF_53 AE16VCC_AXG_NCTF_54 AC16VCC_AXG_NCTF_55 AB16VCC_AXG_NCTF_56 AA16VCC_AXG_NCTF_57 Y16VCC_AXG_NCTF_58 W16VCC_AXG_NCTF_59 V16VCC_AXG_NCTF_60 U16

VCC_SM_LF1 AV44VCC_SM_LF2 BA37VCC_SM_LF3 AM40VCC_SM_LF4 AV21VCC_SM_LF5 AY5VCC_SM_LF6 AM10VCC_SM_LF7 BB13

VCC_SM_1AP33VCC_SM_2AN33VCC_SM_3BH32VCC_SM_4BG32VCC_SM_5BF32VCC_SM_6BD32VCC_SM_7BC32VCC_SM_8BB32VCC_SM_9BA32VCC_SM_10AY32VCC_SM_11AW32VCC_SM_12AV32VCC_SM_13AU32VCC_SM_14AT32VCC_SM_15AR32VCC_SM_16AP32VCC_SM_17AN32VCC_SM_18BH31VCC_SM_19BG31VCC_SM_20BF31VCC_SM_21BG30VCC_SM_22BH29VCC_SM_23BG29VCC_SM_24BF29VCC_SM_25BD29VCC_SM_26BC29VCC_SM_27BB29VCC_SM_28BA29VCC_SM_29AY29VCC_SM_30AW29VCC_SM_31AV29VCC_SM_32AU29VCC_SM_33AT29VCC_SM_34AR29VCC_SM_35AP29

VCC_SM_36/NCBA36VCC_SM_37/NCBB24VCC_SM_38/NCBD16VCC_SM_39/NCBB21VCC_SM_40/NCAW16VCC_SM_41/NCAW13VCC_SM_42/NCAT13

VCC_AXG_1Y26VCC_AXG_2AE25VCC_AXG_3AB25VCC_AXG_4AA25VCC_AXG_5AE24VCC_AXG_6AC24VCC_AXG_7AA24VCC_AXG_8Y24VCC_AXG_9AE23VCC_AXG_10AC23VCC_AXG_11AB23VCC_AXG_12AA23VCC_AXG_13AJ21VCC_AXG_14AG21VCC_AXG_15AE21VCC_AXG_16AC21VCC_AXG_17AA21VCC_AXG_18Y21VCC_AXG_19AH20VCC_AXG_20AF20VCC_AXG_21AE20VCC_AXG_22AC20VCC_AXG_23AB20VCC_AXG_24AA20VCC_AXG_25T17VCC_AXG_26T16VCC_AXG_27AM15VCC_AXG_28AL15VCC_AXG_29AE15VCC_AXG_30AJ15VCC_AXG_31AH15VCC_AXG_32AG15VCC_AXG_33AF15VCC_AXG_

acer aspire 4736zg kalh0 kal90 kalg0 mb schematics document

Documents

compal confidential2009

cover pagecustom1

intel penryn processor

block diagramsb2