1 presenter: chien-chih chen. 2 an assertion library for on- chip white-box verification at run-time...
Post on 19-Dec-2015
219 Views
Preview:
TRANSCRIPT
1
Presenter: Chien-Chih Chen
National Sun Yat-sen University
Embedded System Laboratory
Exception Handling in Microprocessors Using
Assertion Libraries
Research Tree
2
An Assertion Library for On-Chip White-Box
Verification at Run-Time
On-Chip Verification of NoCs Using Assertion Processors
The Chip is Ready. Am I done? On-chip Verification using Assertion Processors
Exception Handling in Microprocessors Using
Assertion Libraries
In complex System-on-a-Chip (SoC) designs, designers often need to add new features into an original processor core, such as to extend the exception handling mechanism to consider exceptions in the remaining portion of the SoC design. We present in this paper a scalable architecture that can be used to add complex exception handling mechanisms in processor cores and how it can be used to extend the fixed set of exceptions found in microprocessor cores. This mechanism is based on the use of assertion libraries linked by an assertion processor to incorporate these new functionalities.
Abstract
3
To observe designed bugs is difficult in complex original microprocessor designs.
It is inefficient to design exception handling for each module in microprocessor if there are no original designers support.
What’s Problem
4
Related Work
5
[5] [7] [8] [9]White-Box Verification
Approach
[10]Typical OVL Assertion & Scan-Chain Architecture
[13]On-Chip Verification Using
Assertion Processor
Extend [13] Architecture to Handle Exceptions of Microprocessor Core
Scan the assertion chain to detect which assertion has cause failure.
Encode the possible tasks that must be performed for each assertion.
Perform specific tasks to overcome the error or exception condition.
Assertion Processor
7
Assertion Processor Skeleton
8
Scan Detection if (error detected) begin
count = count + 1; if (esci == 1) ErrorNo = count;
Priority Encoding from ErrorNo Error Correction
case (ErrorPriority) Halt IC HW Reset SW Interrupt Exception Handling HW
Scratchpad Memory (SPM)
10
SPM is popular for real-time embedded systems. Whereas caches use a MMU to control data accesses, but SPM directly maps certain addresses to the SRAM.
SPM is that it avoids the cache’s costly MMU. SPM is 100% statically predictable, whereas the
variables stored in the cache depend upon the dynamic execution history.
Memory Controller
12
Memory Definition ExternalRAM_Scratch InternalRAM_Scratch
Assertion Processor selection signal
Assertions Inti_x_addr = 8’b00000100 assert_always active_internal(addr < init_x_addr) assert_always active_internal(addr >= init_x_addr)
Decrease hardware operational frequency.
Change basic node functionality.
Put core into idle or sleep mode.
Sensor Network Microprocessor
14
M
H
L
Assertion be a powerful tool to capture design errors in complex design.
The extended exception handling mechanism turned IP design into a flexible structure, incorporating low overhead into original core design.
Conclusion
15
top related