5 8051 microcontrollermikroprosesor.lecture.ub.ac.id/files/2010/08/5-8051-microcontroller.pdf ·...
Post on 31-Jan-2020
6 Views
Preview:
TRANSCRIPT
The 8051 Microcontroller
8051 Basic Component
• 4K bytes internal ROM • 128 bytes internal RAM • Four 8-bit I/O ports (P0 - P3). • Two 16-bit timers/counters • One serial interface
RAM
I/O Port Timer
Serial COM Port
Microcontroller
CPU
A single chip ROM
Block Diagram
CPU
Interrupt Control
OSC Bus Control
4k ROM
Timer 1 Timer 2
Serial
128 bytes RAM
4 I/O Ports
TXD RXD
External Interrupts
P0 P2 P1 P3 Addr/Data
Other 8051 featurs
• only 1 On chip oscillator (external crystal)
• 6 interrupt sources (2 external , 3 internal, Reset)
• 64K external code (program) memory(only read)PSEN
• 64K external data memory(can be read and write) by
RD,WR
• Code memory is selectable by EA (internal or external)
• We may have External memory as data and code
Embedded System (8051 Application)
• What is Embedded System? – An embedded system is
closely integrated with the main system
– It may not interact directly with the environment
– For example – A microcomputer in a car ignition control An embedded product uses a microprocessor or microcontroller to do one task only
There is only one application software that is typically burned into ROM
Examples of Embedded Systems
• Keyboard • Printer • video game player • MP3 music players • Embedded memories to keep
configuration information • Mobile phone units • Domestic (home) appliances • Data switches • Automotive controls
Three criteria in Choosing a Microcontroller
• meeting the computing needs of the task efficiently and cost effectively – speed, the amount of ROM and RAM, the number of I/O
ports and timers, size, packaging, power consumption – easy to upgrade – cost per unit
• availability of software development tools – assemblers, debuggers, C compilers, emulator, simulator,
technical support
• wide availability and reliable sources of the microcontrollers
Comparison of the 8051 Family Members • ROM type
– 8031 no ROM – 80xx mask ROM – 87xx EPROM – 89xx Flash EEPROM
• 89xx – 8951 – 8952 – 8953 – 8955 – 898252 – 891051 – 892051
• Example (AT89C51,AT89LV51,AT89S51) – AT= ATMEL(Manufacture) – C = CMOS technology – LV= Low Power(3.0v)
Comparison of the 8051 Family Members
89XX ROM RAM Timer Int Source
IO pin Other
8951 4k 128 2 6 32 -
8952 8k 256 3 8 32 -
8953 12k 256 3 9 32 WD
8955 20k 256 3 8 32 WD
898252 8k 256 3 9 32 ISP
891051 1k 64 1 3 16 AC
892051 2k 128 2 6 16 AC
WD: Watch Dog Timer AC: Analog Comparator ISP: In System Programable
8051 Schematic Pin out
8051 Foot Print
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20
40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21
P1.0 P1.1 P1.2 P1.3 P1.4 P1.5 P1.6 P1.7 RST
(RXD)P3.0 (TXD)P3.1
(T0)P3.4 (T1)P3.5
XTAL2 XTAL1
GND
(INT0)P3.2 (INT1)P3.3
(RD)P3.7 (WR)P3.6
Vcc P0.0(AD0) P0.1(AD1) P0.2(AD2) P0.3(AD3) P0.4(AD4) P0.5(AD5) P0.6(AD6) P0.7(AD7) EA/VPP ALE/PROG PSEN P2.7(A15) P2.6(A14) P2.5(A13) P2.4(A12) P2.3(A11) P2.2(A10) P2.1(A9) P2.0(A8)
8051 (8031) (8751) (8951)
Port 3 Alternate Functions
8051 Port 3 Bit Latches and I/O Buffers
Hardware Structure of I/O Pin
D Q
Clk Q
Vcc
Load(L1)
Read latch
Read pin
Write to latch
Internal CPU bus
M1
P1.X pin
P1.X
TB1
TB2
Hardware Structure of I/O Pin • Each pin of I/O ports
– Internally connected to CPU bus – A D latch store the value of this pin
• Write to latch=1:write data into the D latch – 2 Tri-state buffer:
• TB1: controlled by “Read pin” – Read pin=1:really read the data present at the pin
• TB2: controlled by “Read latch” – Read latch=1:read value from internal latch
– A transistor M1 gate • Gate=0: open • Gate=1: close
Writing “1” to Output Pin P1.X
D Q
Clk Q
Vcc
Load(L1)
Read latch
Read pin
Write to latch
Internal CPU bus
M1
P1.X pin
P1.X
2. output pin is Vcc 1. write a 1 to the pin
1
0 output 1
TB1
TB2
Writing “0” to Output Pin P1.X
D Q
Clk Q
Vcc
Load(L1)
Read latch
Read pin
Write to latch
Internal CPU bus
M1
P1.X pin
P1.X
2. output pin is ground 1. write a 0 to the pin
0
1 output 0
TB1
TB2
Reading “High” at Input Pin
D Q
Clk Q
Vcc
Load(L1)
Read latch
Read pin
Write to latch
Internal CPU bus
M1
P1.X pin
P1.X
2. MOV A,P1
external pin=High 1. write a 1 to the pin MOV
P1,#0FFH
1
0
3. Read pin=1 Read latch=0 Write to latch=1
1
TB1
TB2
Reading “Low” at Input Pin
D Q
Clk Q
Vcc
Load(L1)
Read latch
Read pin
Write to latch
Internal CPU bus
M1
P1.X pin
P1.X
8051 IC
2. MOV A,P1
external pin=Low 1. write a 1 to the pin
MOV P1,#0FFH
1
0
3. Read pin=1 Read latch=0 Write to latch=1
0
TB1
TB2
Port 0 with Pull-Up Resistors
P0.0 P0.1 P0.2 P0.3 P0.4 P0.5 P0.6 P0.7
DS5000 8751 8951
Vcc 10 K
Port 0
Pins of 8051 • Vcc(pin 40):
– Vcc provides supply voltage to the chip. – The voltage source is +5V.
• GND(pin 20):ground • XTAL1 and XTAL2(pins 19,18):
– These 2 pins provide external clock. – Way 1:using a quartz crystal oscillator – Way 2:using a TTL oscillator – Example 4-1 shows the relationship between
XTAL and the machine cycle.
XTAL Connection to 8051
• Using a quartz crystal oscillator • We can observe the frequency on the XTAL2
pin. C2
30pF
C1
30pF
XTAL2
XTAL1
GND
XTAL Connection to an External Clock Source
• Using a TTL oscillator • XTAL2 is unconnected.
NC
EXTERNAL OSCILLATOR SIGNAL
XTAL2
XTAL1
GND
Machine cycle
• Find the machine cycle for • (a) XTAL = 11.0592 MHz • (b) XTAL = 16 MHz.
• Solution:
• (a) 11.0592 MHz / 12 = 921.6 kHz; • machine cycle = 1 / 921.6 kHz = 1.085 µs • (b) 16 MHz / 12 = 1.333 MHz; • machine cycle = 1 / 1.333 MHz = 0.75 µs
Pins of 8051
• RST(pin 9):reset – input pin and active high(normally low).
• The high pulse must be high at least 2 machine cycles.
– power-on reset.
• Upon applying a high pulse to RST, the microcontroller will reset and all values in registers will be lost.
• Reset values of some 8051 registers – power-on reset circuit
Power-On RESET
EA/VPP X1
X2 RST
Vcc
10 uF
8.2 K
30 pF
9
31
RESET Value of Some 8051 Registers:
0000 DPTR 0007 SP 0000 PSW 0000 B 0000 ACC 0000 PC Reset Value Register
RAM are all zero #
Pins of 8051
• /EA(pin 31):external access – There is no on-chip ROM in 8031 and 8032 . – The /EA pin is connected to GND to indicate the code is stored
externally. – /PSEN & ALE are used for external ROM. – For 8051, /EA pin is connected to Vcc. – “/” means active low.
• /PSEN(pin 29):program store enable – This is an output pin and is connected to the OE pin of the
ROM. – See Chapter 14.
Pins of 8051
• ALE(pin 30):address latch enable – It is an output pin and is active high. – 8051 port 0 provides both address and data. – The ALE pin is used for de-multiplexing the address
and data by connecting to the G pin of the 74LS373 latch.
Address Multiplexing for External Memory
Figure 2-7
Multiplexing the address (low-byte)
and data bus
Address Multiplexing for External Memory
Figure 2-8
Accessing external
code memory
Accessing External Data Memory
Figure 2-11
Interface to 1K RAM
Timing for MOVX instruction
External code memory
ROM
D
74LS373 ALE
P0.0
P0.7
PSEN
A0
A7
D0
D7
P2.0
P2.7
A8
A15
OE CS
EA
G
8051
RD WR
External data memory
8051 RAM
D
74LS373 ALE
P0.0
P0.7
PSEN
A0
A7
D0
D7
P2.0
P2.7
A8
A15
RD
CS
EA
G
RD WR WR
Overlapping External Code and Data Spaces
Overlapping External Code and Data Spaces
RAM 8051
D
74LS373 ALE
P0.0
P0.7
PSEN
A0
A7
D0
D7
P2.0
P2.7
A8
A15
RD
CS
EA
G
RD WR WR
Overlapping External Code and Data Spaces
Allows the RAM to be
written as data memory, and
read as data memory as well as code memory.
This allows a program to be downloaded from outside into the RAM as data, and
executed from RAM as code.
On-Chip Memory Internal RAM
Registers
07 06 05 04 03 02 01 00
R7 R6 R5 R4 R3 R2 R1 R0
0F
08
17
10
1F
18
Bank 3
Bank 2
Bank 1
Bank 0
Four Register Banks Each bank has R0-R7 Selectable by psw.2,3
Bit Addressable Memory 20h – 2Fh (16 locations X 8-bits = 128 bits)
7F 78
1A
10
0F 08
07 06 05 04 03 02 01 00
27
26 25
24
23 22
21
20
2F
2E
2D
2C
2B
2A
29
28
Bit addressing: mov C, 1Ah or mov C, 23h.2
Special Function Registers
DATA registers
CONTROL registers Timers Serial ports Interrupt system Analog to Digital converter Digital to Analog converter Etc.
Addresses 80h – FFh
Direct Addressing used to access SPRs
Bit Addressable RAM
Figure 2-6
Summary of the 8051 on-
chip data memory
(RAM)
Figure 2-6
Summary of the 8051 on-
chip data memory
(Special Function
Registers)
Bit Addressable RAM
Active bank selected by PSW [RS1,RS0] bit
Permits fast “context switching” in interrupt service routines (ISR).
Register Banks
8051 CPU Registers A (Accumulator) B PSW (Program Status Word) SP (Stack Pointer) PC (Program Counter) DPTR (Data Pointer)
Used in assembler instructions
Registers
A
B
R0
R1
R3
R4
R2
R5
R7
R6
DPH DPL
PC
DPTR
PC
Some 8051 16-bit Register
Some 8-bit Registers of the 8051
Sample Circuit external RAM
top related