built-in adaptive test and calibration of dac

Built-in Adaptive Test and Calibration of DAC

Wei Jiang and Vishwani D. AgrawalElectrical and Computer EngineeringAuburn University, Auburn, AL 36849

18th IEEE North Atlantic Test Workshop 2009

Outline• Overview• Previous Work• Proposed BIST Scheme• Adaptive Self-Calibration of DAC• Simulation Results• Conclusion

NATW'09 2

Overview• Proposed design-for-testability (DFT)

architecture for a mixed-signal SoC– Accuracy– Performance– Cost

• Test of on-chip DAC and ADC– Linearity (DNL/INL)– Resolution and speed– Signal-to-noise ratio (SNR)

NATW'09 3

A Typical Mixed-Signal BIST for SoC*

NATW'09 4

TPG

ORA

TEST CONTROL

MUX

MUX

DAC

ADC

MIXED SIGNAL

MUX

ANALOG SYSTEM

ANALOG SYSTEM

MUX

BIST Results

Digital System

Input and Output

Analog System

Input and

Output

Analog Loopbacks

DSP

DIGITAL SYSTEM

* F. F. Dai and C. E. Stroud, “Analog and Mixed-Signal Test Architectures,” Chapter 15, p. 722 in System-on-Chip Test Architectures: Nanometer Design for Testability, Morgan Kaufmann, 2008.

DAC

ADC

ANALOG SYSTEM

ANALOG SYSTEM

Analog System Input and

Output

DSP

DIGITAL SYSTEM

Digital System

Input and

Output

MIXED SIGNAL

Digital non-linearity error

Analog non-linearity error

Previous Work

NATW'09 5

W. Jiang and V.D. Agrawal, Built-In Test and Calibration of DAC/ADC Using A Low-Resolution Dithering DAC, NATW’08

Analog input

Dig

ital c

ode

outp

ut

Ideal

Actual (νK)

Ideal

Actual (νK)

Ana

log

outp

ut

Digital code inputNon-linearity error of ADC Non-linearity error of DAC

k

kν

ν

Non-linearity Errors

NATW'09 6

Non-linearity error

Non-linearityerror

Proposed BIST Scheme

NATW'09 7

DSP

TPG

ORA

MIXED SIGNAL Polynomial coefficients for DAC

xy

Analog correction signal Polynomial eval

Digital outputCorrected analog output

Analog loopback

DACunder-test

d-DAC

Measuring ADC

Proposed BIST Scheme (Cont.)• DSP for BIST control• Components

– 1-bit first-order sigma-delta modulator– Low-pass filter (integrator or comb filter)– Adaptive polynomial evaluation/fix circuit– Low-resolution dithering DAC– Loop-back circuitry connecting internal DAC

and ADC

NATW'09 8

Testing and characterization of DAC

NATW'09 9

DSP

TPG

ORA

MIXED SIGNAL Polynomial coefficients for DAC

0/1

Analog responses

Analog loopback

N-bit

N’-bit

DACunder-test

Low-pass Filter

First-order 1-bit sigma-delta modulator

Testing of DAC (Cont.)• Response and ramp input compared for INL

error• INL error analyzed by adaptive polynomial

fitting algorithm• Best matching polynomials selected for

various and DAC profiles• Test results indicated by calculated

characteristics (offset, gain and harmonic distortion, etc)

• Polynomial coefficients calculated for dithering DAC to improve INL

NATW'09 10

Polynomial Fitting• Introduced by Sunter et al. in

ITC’97 and A. Roy et al. in ITC’02

• Summary:– Divide DAC transfer

function into four sections– Combine function outputs

of each section (S0, S1, S2, S3)

– Calculate four coefficients (b0, b1, b2, b3) by easily-generated equations

NATW'09 11

33

2210 xbxbxbby

Third-Order Polynomial

NATW'09 12

343

232

3121

200

01233

01232

01231

01230

33

2210

3128

16344341

33B

nb

Bn

b

BBn

b

BBn

b

SSSSBSSSSBSSSSBSSSSB

xbxbxbby

First- and second-order Polynomial

NATW'09 13

121

00

011

010

10

4

1

Bn

b

Bn

b

SSBSSB

xbby

232

121

00

0122

021

0120

2210

2272981

2

26

Bn

b

Bn

b

Bn

b

SSSBSSBSSSB

xbxbby

First-order polynomial

Second-order polynomial

Adaptive Polynomial Fitting• Fitting INL error from lower order

polynomial to higher order• Calculate RMS error of each polynomial• Select the polynomial with least RMS error

(when RMS error rising with higher order polynomial)

NATW'09 14

Sigma-Delta Modulator

NATW'09 15

S

1-bit DAC

intergrator

y(t)

quantiztion

x(t)

e(t)

Z-1 Y(z)X(z)

E(z)

1-bit first-order sigma-delta modulator

Transfer function in z-domain

Sigma-Delta Modulator (Cont.)

NATW'09 16

First-order

Second-order

Third-order

17-bit ENOB104.1dB

Oversampling ratio (OSR)

Dithering DAC

NATW'09 17

3

α=1

17bits

Resolution of dithering-DAC (bits)

Ove

rsam

plin

g ra

tio (O

SR)

2

Simulation of DAC Test

NATW'09 18

• 14-bit DAC• 16K ramp

codes• INL error up to

±1.5dB

Indices of 14-bit DAC-under-test

Simulation (Cont.)

NATW'09 19

• Fitting results by different order polynomial

Indices of 14-bit DAC-under-test

Best-matching Polynomial

NATW'09 20

Conclusion• A built-in self-test and self-calibration

solution for mixed-signal SoC is proposed• A polynomial fitting algorithm is employed

for INL error correction• Fault-tolerance levels can be chosen for

various applications• Simulation results show significant

improvement in linearity after calibration

NATW'09 21

Q&AThank you!

NATW'09 22