desert eagle la-3161p -...
Post on 30-Aug-2018
220 Views
Preview:
TRANSCRIPT
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
Title
Size Document Number Rev
Date: Sheet o f
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
HEL80 LA-3161P 0.3
Cover SheetCustom
1 43
Thursday, February 23, 2006
2005/10/06 2006/10/06Compal Electronics, Inc.
REV:0.3
Compal confidentialHEL80/HEL81 Schematics Document
Mobile Yonah uFCPGA with IntelCalistoga_GM/PM+ICH7-M
Desert EagleLA-3161P
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
Title
Size Document Number Rev
Date: Sheet o f
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
HEL80 LA-3161P 0.2
Block DiagramsCustom
2 43Thursday, February 23, 2006
2005/06/20 2006/06/20Compal Electronics, Inc.
page 30
INT KB /PWR BTN /Debug Port
CHARGER
page 39
+3/5 VAWL
page 41
+0.9VPS/+1.5VPS /2.5VPS
DC-DCpage 33
+1.05VP/+1.8VPpage 40
page 37
BATT OVP
DC-IN'page 36
VCOREpage 42
page 38
USB 2.0
page 35
TPM1.2SLB9635 TT 1.2
IDE
Model Name : HEL80
S-ATA
File Name : LA-3161P
Touch Pad
page 27
CRT & TV-out
LPC BUS
page 28
Compal Confidential
uFCBGA-1466
3.3V 24.576MHz/48Mhz
H_A#(3..31)
CardBus
IDSEL:AD20(PIRQA/B#,GNT#2,REQ#2)
H_D#(0..63)
nVidia G73M
ENE CB714
page 16
MDC 1.5Conn page 29
Int.KBD
page 25
page 32
PCI-Express
BANK 0, 1, 2, 3
533/667MHz
ALC883DMI
page 23
Yonah
FSB
Clock GeneratorSLG8LP465VTR
page 31
Fan Control
PCI BUS
uPGA-478 Package
IEEE 1394
3.3V 33 MHz
200pin DDRII-SO-DIMM X2
IDSEL:AD16(PIRQE#,GNT#0,REQ#0)
Intel 945PM/GM
3.3V ATA-100
Dual Channel
page 24
Slot 0
BIOS
page 4
1.8V DDRII 400/533
page 4-6
page 30
page 15
Memory BUS(DDRII)
BGA-652
HD Audio
page 4
page 7-12
Intel ICH7-M
Thermal Sensor
page 13,14
page 18-21
page 34
ENE KB910L
Audio AMP
page 25
1394 Conn. 3 in 1socket
VT6311S
VGA board Conn.
ADM1032
page 24
page 17
LVDSLCD Conn.page 16
page 22
S-ATA Bridge
page 34
USB Conn. x1
3.3V 48MHz
RealtekLAN 8111B
USB port 0
page 27
BluetoothConn
page 26
MINI CARD x2page 35
New CardSocket
USB port 1
PCI Express
page 27
USB port5
page 35
CIR
PATA Conn.page 22
LAN RJ45page 26
CDROM Conn.
page 22
page 34
TP /SW /USB OC /LED
page 33
D2D /CMOS /FP /LID /KILL#
HD Codec
page 22
S-ATA HDDConn.
Marvell 8040
ZZZ1
15W_PCB
A
A
1 1
Title
Size Document Number Rev
Date: Sheet o f
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
HEL80 LA-3161P 0.2
Notes ListCustom
3 43Thursday, February 23, 2006
2005/10/06 2006/10/06Compal Electronics, Inc.
O MEANS ON
X MEANS OFF
S3 : STRS4 : STDS5 : SOFT OFF
Smart Battery 0001 011X b
EC SM Bus1 addressDevice
1101 001Xb
ICH7 SM Bus address
Address
DeviceClock Generator(SLG8LP465VTR)
Address
Address
DDRII DIMM0 1010 000XbDDRII DIMM1 1010 010Xb
1010 000X b
EC SM Bus2 addressDevice
EEPROM(24C16/02)
1001 100X b
0
External PCI DevicesDevice IDSEL# REQ#/GNT# Interrupts
CardBusAD16
2
PIRQE1394
PIRQA/BAD20
ADM1032
*SKU ID
01234567
HEL80/81 SKU
Vcc 3.3V +/- 5%100K +/- 5%Ra
Board ID Rb V min0123
08.2K +/- 5%
0 V0.216 V 0.250 V 0.289 V0.436 V0.712 V
0.503 V0.819 V
0.538 V0.875 V
AD_BID V typAD_BID VAD_BID max
18K +/- 5%33K +/- 5%56K +/- 5%100K +/- 5%200K +/- 5%
3.300 V
0 V 0 V
4567 NC
1.036 V1.453 V 1.650 V 1.759 V1.935 V2.500 V
2.200 V3.300 V
2.341 V
1.185 V 1.264 V
SKU ID Table
O
O
X
+0.9VS
Voltage Rails
S3
+3VS
X
X
+3VALW
+5VS
S1
O
+2.5VS
+CPU_CORE
+1.8VS
OO
OO
X
X X
+VCCP
powerplane
LDO5
O
O
O
O
O
X
S5 S4/ Battery only
X X X
+5V
+VGA_CORE
+1.2VS
+B
LDO3
State
+1.5VS+1.8V
S5 S4/AC & Batterydon't exist
S5 S4/AC
+5VALW
S0
O
O
TPA0211 mA
RTL8110SBL/CL
CB1410 mA
VGA CARD (G7XM)
VGA CARD (G7XM)
1A+5VS
6A
300mA
CPU
+3VS
+1.8VS
BIOS ROM
USB PORT * 6
MDC
mA
GDDR2
1.5A1.8A
200mA
+0.9VS
HDD
DDR2_DIMM
NB (667Mhz)
LCDVCC
3A
+1.8V
KB910L
1A
mA
3.1A
70mA
15mA200mA
+3VALW
AD1986
EXPRESS CARD
SB
36A
NB
CLK_GEN
680mA
+CPU_CORE
KB910L
ODD
+0.9VREF
1A
APA2066
SB
10mA
160mA
R5C832
(143mA)
1A
1A
4.06A
+2.5VS
EXPRESS CARD
NB 480mA
DDR2_DIMM 8A
GDDR2
DDR2_DIMM 2A
2.5ANBCPU+VCCP
9.8A(14.7A)
+1.5V
+1.5VS
SB 40mA
NB 8.9A(13.8A)SB 3.8A
2A
VGA CARD (G7XM) 655mA
VGA CARD (G7XM) 130mA
MiniCard 1AEXPRESS CARD 0.65A
NC FOR ALL@
UMA@
VGA@
Internal 945GM
MARK FUNCTION
External G7xM
456
RIGHT SIDE
RIGHT SIDECMOS3
PORT DEVICE
012
LEFT SIDEBLUE TOOTH
NEW CARDFINGER PRINTER
7 TV
BOM Structure USB PORT LIST
HEL80 SKUHEL81 SKUTEST MODE
TPM@
CIR@
1394@
SATA@
8040@
IOMP@
15W@
APA@
HPA@
TPM1.2
CIR
1394
SATA HDD
PATA HDD
IOMP
15W PANEL
HP out from AMP
HP out from HP AMP
HP@ HP out from CODEC
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
EC_SMB_DA2H_THERMDA
H_THERMDC
THERM#
H_PROCHOT# OCP#
ITP_TCK
ITP_BPM#5
ITP_TMS
ITP_TDO
ITP_TDI
ITP_TRST#
ITP_BPM#4
ITP_BPM#0
ITP_BPM#2ITP_BPM#3
ITP_BPM#1
ITP_DBRESET#
EC_SMB_CK2
H_D#57
H_D#49
H_D#45
H_D#37
H_D#35
H_DRDY#
H_A#31
H_A#20
H_FERR#
H_DSTBP#2
H_D#11
H_PWRGOOD
ITP_BPM#3
H_ADSTB#1
H_DSTBP#3
H_DINV#0
H_D#63
H_D#55
H_D#23
H_D#14
H_D#2
ITP_TCK
H_REQ#3
H_A#24
H_A#22
H_A#8
H_D#42
H_D#32
H_D#27
H_D#17
ITP_TRST#
H_DPWR#
H_DPSLP#
H_IERR#
H_DEFER#
H_A#18
H_A#7
H_D#52
H_D#7H_D#6
H_A#29
H_A20M#
H_D#53
H_D#9
ITP_TDI
ITP_BPM#4
H_HIT#
H_A#25
H_A#11
H_STPCLK#
H_DINV#1
H_D#43
H_D#38
H_D#30
H_D#13
H_D#1
ITP_BPM#1
H_A#19
H_DSTBN#3
H_D#56
H_D#47
H_D#26
H_D#5
ITP_DBRESET#
ITP_BPM#0
H_RESET#
H_A#27
H_A#4
H_D#59
H_D#28
H_D#18
H_D#15
ITP_TDO
H_A#28
H_DSTBN#1
H_D#3
H_THERMDC
H_RS#0
H_LOCK#
H_ADS#
H_ADSTB#0
H_A#26
H_A#17
H_A#14
H_A#12
H_DPRSTP#
H_SMI#
H_DINV#3
H_D#61
H_D#41
H_D#34
H_D#25
H_D#21H_D#20
H_D#0
H_DBSY#
H_TRDY#
H_HITM#
H_BNR#
H_A#23
H_A#13
H_IGNNE#
H_DSTBP#1
H_D#36
H_D#29
H_D#24
H_D#8
H_RS#2
CLK_CPU_BCLK
H_REQ#4
H_A#30
H_A#9
H_DSTBP#0
H_D#44
H_D#33
H_D#12
H_D#4
H_CPUSLP#
ITP_BPM#2
CLK_CPU_BCLK#
H_A#3
H_D#48
H_D#22
H_D#10
H_RS#1
H_BR0#H_BPRI#
H_REQ#0
H_A#21
H_A#16H_A#15
H_DSTBN#2
H_DINV#2
H_D#58
H_D#54
H_D#51
H_D#39
H_D#31
H_D#19
ITP_BPM#5
H_NMIH_INTRH_INIT#
H_D#62
H_D#50
H_D#46
H_THERMDA
TEST2
H_REQ#2
H_A#5
H_DSTBN#0
H_D#60
H_D#40
H_D#16
ITP_TMS
TEST1
H_REQ#1
H_A#10
H_A#6
H_THERMTRIP#
H_PROCHOT#
+VCC_FAN1EN_FAN1
+VCC_FAN1
EC_SMB_DA2 <31>
H_D#[0..63] <7>H_A#[3..31]<7>
H_REQ#[0..4]<7>
H_ADSTB#0<7>H_ADSTB#1<7>
CLK_CPU_BCLK#<15>CLK_CPU_BCLK<15>
H_ADS#<7>H_BNR#<7>
H_BR0#<7>
H_DRDY#<7>H_HIT#<7>
H_HITM#<7>
H_BPRI#<7>
H_DEFER#<7>
H_RESET#<7>
H_RS#[0..2]<7>
H_TRDY#<7>
H_DBSY#<7>H_DPSLP#<19>
H_DPRSTP#<19,42>H_DPWR#<7>
H_PWRGOOD<19>H_CPUSLP#<7,19>
H_DSTBN#[0..3] <7>
H_DSTBP#[0..3] <7>
ITP_DBRESET#<20>
OCP# <20>
EC_SMB_CK2 <31>
H_FERR# <19>
H_THERMTRIP#<7,19>
H_DINV#2 <7>
H_LOCK#<7>
H_A20M# <19>
H_SMI# <19>
H_DINV#1 <7>
H_INTR <19>H_INIT# <19>
H_STPCLK# <19>
H_IGNNE# <19>
H_NMI <19>
H_DINV#3 <7>
H_DINV#0 <7>
H_PROCHOT#<42>
FAN_SPEED1<31>
EN_FAN1<31>
+VCCP
+3VS
+3VS
+VCCP
+VCCP
+VCCP
+5VS
+3VS
+5VS
Title
Size Document Number Rev
Date: Sheet o f
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
HEL80 LA-3161P 0.2
Yonah CPU in mFCPGA479Custom
4 43Thursday, February 23, 2006
2005/10/06 2006/10/06Compal Electronics, Inc.
H_THERMDA, H_THERMDC routing together.Trace width / Spacing = 10 / 10 mil
Thermal Sensor ADM1032AR
Address:100_1100
This shall place near CPU
Modified Q4 part number to SB039040000.
Note : ADM1032 has no SO8 lead free ones.Only MSO8
40mil
2005/11/07
R128 56_0402_5% 1 2
R71 1K_0402_5%@ 1 2
EB
C
Q4MMBT3904_SOT23@
2
3 1
T19PAD
R82 200_0402_5%@1 2
R119 56_0402_5% 1 2
R130 56_0402_5% 1 2
T18PAD
T21PAD
C399 10U_1206_16V4Z
1 2
C402
1000P_0402_50V7K
1
2
R303
10K_0402_5%
1 2
C405
0.1U_0402_16V4Z
1
2
R127 56_0402_5% 1 2
U23
G993P1UF_SOP8
VEN1VIN2
GND 5GND 6
GND 8
VO3VSET4
GND 7
R68 68_0402_5%
C401
1000P_0402_50V7K
1 2
T17PAD
R70 51_0402_5% 1 2
D15
1N4148_SOT23
1
3
2
T20PAD
R120 56_0402_5% 1 2
C406
2200P_0402_50V7K
1 2
JP2
ACES_85205-03001
112233
GND4GND5
ADDR GROUP
CONTROL
HOST CLK
MISC
DATA GROUP
THERMALDIODE
LEGACY CPU
YONAHJP1A
TYCO_1-1674770-2_Yonah~DME@
A3#J4A4#L4A5#M3A6#K5A7#M1A8#N2A9#J1A10#N3A11#P5A12#P2A13#L1A14#P4A15#P1A16#R1A17#Y2A18#U5A19#R3A20#W6A21#U4A22#Y5A23#U2A24#R4A25#T5A26#T3A27#W3A28#W5A29#Y4A30#W2A31#Y1
REQ0#K3REQ1#H2REQ2#K2REQ3#J3REQ4#L5
ADSTB0#L2ADSTB1#V4
BCLK0A22BCLK1A21
ADS#H1BNR#E2BPRI#G5BR0#F1DEFER#H5DRDY#F21HIT#G6HITM#E4IERR#D20LOCK#H4RESET#B1
RS0#F3RS1#F4RS2#G3TRDY#G2
BPM0#AD4BPM1#AD3BPM2#AD1BPM3#AC4
DBR#C20DBSY#E1DPSLP#B5
DPWR#D24PRDY#AC2PREQ#AC1PROCHOT#D21
PWRGOODD6SLP#D7TCKAC5TDIAA6TDOAB3TEST1C26TEST2D25TMSAB5TRST#AB6
THERMDAA24THERMDCA25THERMTRIP#C7
D0# E22D1# F24D2# E26D3# H22D4# F23D5# G25D6# E25D7# E23D8# K24D9# G24
D10# J24D11# J23D12# H26D13# F26D14# K22D15# H25D16# N22D17# K25D18# P26D19# R23D20# L25D21# L22D22# L23D23# M23D24# P25D25# P22D26# P23D27# T24D28# R24D29# L26D30# T25D31# N24D32# AA23D33# AB24D34# V24D35# V26D36# W25D37# U23D38# U25D39# U22D40# AB25D41# W22D42# Y23D43# AA26D44# Y26D45# Y22D46# AC26D47# AA24D48# AC22D49# AC23D50# AB22D51# AA21D52# AB21D53# AC25D54# AD20D55# AE22D56# AF23D57# AD24D58# AE21D59# AD21D60# AE25D61# AF25D62# AF22D63# AF26
DINV0# J26DINV1# M26DINV2# V23DINV3# AC20
DSTBN0# H23DSTBN1# M24DSTBN2# W24DSTBN3# AD23DSTBP0# G22DSTBP1# N25DSTBP2# Y25DSTBP3# AE24
A20M# A6FERR# A5
IGNNE# C4INIT# B3
LINT0 C6LINT1 B4
STPCLK# D5SMI# A3
DPRSTP#E5
R72
56_0402_5%@
12
R297
10K_0402_5%
12
R6956_0402_5%
1 2
T14PAD
R129 56_0402_1%
C397
10U_1206_16V4Z
1 2
D16
1SS355_SOD323
12
U24
ADM1032ARMZ-2REEL_MSOP8
VDD1
ALERT# 6
THERM#4 GND 5
D+2
D-3
SCLK 8
SDATA 7
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
COMP3COMP2
H_PSI#
COMP1COMP0
CPU_VID1CPU_VID0
CPU_VID3CPU_VID4
CPU_VID2
CPU_VID5CPU_VID6
CPU_BSEL1CPU_BSEL2
CPU_BSEL0
VSSENSEVCCSENSE
VSSENSE
VCCSENSE
H_PSI#<42>
CPU_VID0<42>CPU_VID1<42>CPU_VID2<42>CPU_VID3<42>CPU_VID4<42>CPU_VID5<42>CPU_VID6<42>
CPU_BSEL0<15>CPU_BSEL1<15>CPU_BSEL2<15>
VCCSENSE<42>VSSENSE<42>
+VCCP
+CPU_CORE
+VCCP
+CPU_GTLREF
+CPU_GTLREF
+1.5VS
+CPU_CORE
+CPU_CORE
Title
Size Document Number Rev
Date: Sheet o f
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
HEL80 LA-3161P 0.2
Yonah CPU in mFCPGA479Custom
5 43Thursday, February 23, 2006
2005/10/06 2006/10/06Compal Electronics, Inc.
Resistor placed within0.5" of CPU pin.Traceshould be at least 25mils away from anyother toggling signal.
Close to CPU pin AD26within 500mils.
CPU_BSEL CPU_BSEL2 CPU_BSEL1
133
166
0 0
0 1
CPU_BSEL0
1
1
Close to CPU pinwithin 500mils.
Trace / Width = 4 / 25 mils Trace / Width = 18 / 50 mils
COMP 0/2Trace / Width = 18 / 25 milsCOMP 1/3Trace / Width = 5 / 25 mils
POWER, GROUNG, RESERVED SIGNALS AND NC
YONAH
JP1B
TYCO_1-1674770-2_Yonah~DME@
PSI#AE6
GTLREFAD26
VCCSENSEAF7
VCCAB26
VCCAB20VCCAA20VCCAF20VCCAE20VCCAB18VCCAB17VCCAA18VCCAA17VCCAD18VCCAD17VCCAC18VCCAC17VCCAF18VCCAF17
RSVDT22
RSVDV3RSVDB2RSVDC3
VSS AB26VSS AA25VSS AD25VSS AE26VSS AB23VSS AC24VSS AF24VSS AE23VSS AA22VSS AD22VSS AC21VSS AF21VSS AB19VSS AA19VSS AD19VSS AC19VSS AF19VSS AE19VSS AB16VSS AA16VSS AD16VSS AC16VSS AF16VSS AE16VSS AB13VSS AA14VSS AD13VSS AC14VSS AF13VSS AE14VSS AB11VSS AA11VSS AD11VSS AC11VSS AF11VSS AE11VSS AB8VSS AA8VSS AD8VSS AC8VSS AF8VSS AE8VSS AA5VSS AD5VSS AC6VSS AF6VSS AB4VSS AC3VSS AF3VSS AE4VSS AB1VSS AA2VSS AD2VSS AE1VSS B6VSS C5VSS F5VSS E6VSS H6VSS J5VSS M5VSS L6VSS P6VSS R5VSS V5VSS U6VSS Y6VSS A4VSS D4VSS E3VSS H3VSS G4VSS K4VSS L3VSS P3VSS N4VSS T4VSS U3VSS Y3VSS W4VSS D1VSS C2VSS F2VSS G1RSVDB25
VSSSENSEAE7
VCCPK6VCCPJ6VCCPM6VCCPN6VCCPT6VCCPR6VCCPK21VCCPJ21VCCPM21VCCPN21VCCPT21VCCPR21VCCPV21VCCPW21VCCPV6VCCPG21
VID0AD6VID1AF5VID2AE5VID3AF4VID4AE3VID5AF2VID6AE2
BSEL0B22BSEL1B23BSEL2C21
COMP0R26COMP1U26COMP2U1COMP3V1
RSVDC23RSVDC24RSVDAA1RSVDAA4RSVDAB2RSVDAA3RSVDM4RSVDN5RSVDT2
RSVDD2RSVDF6RSVDD3RSVDC1RSVDAF1RSVDD22
VCCE7
C146
0.01U_0402_16V7K
1
2
R80
27.4
_040
2_1%
12
R126100_0402_1%
1 2
R12
327
.4_0
402_
1%
12
POWER, GROUND
YONAH
JP1C
TYCO_1-1674770-2_Yonah~DME@
VCCAE18VCCAE17VCCAB15VCCAA15VCCAD15VCCAC15VCCAF15VCCAE15VCCAB14VCCAA13VCCAD14VCCAC13VCCAF14VCCAE13VCCAB12VCCAA12VCCAD12VCCAC12VCCAF12VCCAE12VCCAB10VCCAB9VCCAA10VCCAA9VCCAD10VCCAD9VCCAC10VCCAC9VCCAF10VCCAF9VCCAE10VCCAE9VCCAB7VCCAA7VCCAD7VCCAC7VCCB20VCCA20VCCF20VCCE20VCCB18VCCB17VCCA18VCCA17VCCD18VCCD17VCCC18VCCC17VCCF18VCCF17VCCE18VCCE17VCCB15VCCA15VCCD15VCCC15VCCF15VCCE15
VSS K1VSS J2VSS M2VSS N1VSS T1VSS R2VSS V2VSS W1VSS A26VSS D26VSS C25VSS F25VSS B24VSS A23VSS D23VSS E24VSS B21VSS C22VSS F22VSS E21VSS B19VSS A19VSS D19VSS C19VSS F19VSS E19VSS B16VSS A16VSS D16VSS C16VSS F16VSS E16VSS B13VSS A14VSS D13VSS C14VSS F13VSS E14VSS B11VSS A11VSS D11VSS C11VSS F11VSS E11VSS B8VSS A8VSS D8VSS C8VSS F8VSS E8VSS G26VSS K26VSS J25VSS M25VSS N26VSS T26VSS R25VSS V25VSS W26VSS H24VSS G23VSS K23VSS L24VSS P24VSS N23VSS T23VSS U24VSS Y24VSS W23VSS H21VSS J22VSS M22VSS L21VSS P21VSS R22VSS V22VSS U21VSS Y21
VCCB14VCCA13VCCD14VCCC13VCCF14VCCE13VCCB12VCCA12VCCD12VCCC12VCCF12VCCE12VCCB10VCCB9VCCA10VCCA9VCCD10VCCD9VCCC10VCCC9VCCF10VCCF9VCCE10VCCE9VCCB7
VCCF7 VCCA7
C144
10U_0805_10V4Z
1
2
R134100_0402_1%
1 2
R13
154
.9_0
402_
1%
12
R81
54.9
_040
2_1%
12
R67
2K_0402_1%
12
R79
1K_0402_1%
12
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
+VCCP
+CPU_CORE
+CPU_CORE
+CPU_CORE
+CPU_CORE
+CPU_CORE
Title
Size Document Number Rev
Date: Sheet o f
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
HEL80 LA-3161P 0.2
CPU Bypass capacitorsCustom
6 43Thursday, February 23, 2006
2005/10/06 2006/10/06Compal Electronics, Inc.
Mid Frequence Decoupling
ESR <= 1.5m ohmCapacitor > 1980uF
Place these capacitors on L8(North side,Secondary Layer)
South Side Secondary
Place these insidesocket cavity on L8(North sideSecondary)
North Side Secondary
Place these capacitors on L8(North side,Secondary Layer)
Place these capacitors on L8(Sorth side,Secondary Layer)
Place these capacitors on L8(Sorth side,Secondary Layer)
C212
22U_0805_6.3V6M
1
2
C202
22U_0805_6.3V6M
1
2
C195
22U_0805_6.3V6M
1
2
+
C43
133
0U_D
2E_2
.5VM
_R9
1
2
C437
22U_0805_6.3V6M
1
2
C193
22U_0805_6.3V6M
1
2
C200
22U_0805_6.3V6M
1
2
C427
22U_0805_6.3V6M
1
2
+C131
220U_D2_2VMR15
1
2
+
C19
733
0U_D
2E_2
.5VM
_R9
1
2
C201
22U_0805_6.3V6M
1
2
C177
0.1U_0402_16V4Z
1
2
C410
22U_0805_6.3V6M
1
2
C204
22U_0805_6.3V6M
1
2
C210
0.1U_0402_16V4Z
1
2
C443
22U_0805_6.3V6M
1
2
C178
0.1U_0402_16V4Z
1
2
C416
22U_0805_6.3V6M
1
2
C205
22U_0805_6.3V6M
1
2
C199
22U_0805_6.3V6M
1
2
C188
22U_0805_6.3V6M
1
2
C409
22U_0805_6.3V6M
1
2
C192
22U_0805_6.3V6M
1
2
C191
22U_0805_6.3V6M
1
2
C442
22U_0805_6.3V6M
1
2
C211
22U_0805_6.3V6M
1
2
C428
22U_0805_6.3V6M
1
2
+
C19
833
0U_D
2E_2
.5VM
_R9
1
2
C206
22U_0805_6.3V6M
1
2
C176
0.1U_0402_16V4Z
1
2
C417
22U_0805_6.3V6M
1
2
C196
22U_0805_6.3V6M
1
2
C189
22U_0805_6.3V6M
1
2
+
C41
533
0U_D
2E_2
.5VM
_R9
1
2
C412
22U_0805_6.3V6M
1
2
C209
0.1U_0402_16V4Z
1
2
C213
0.1U_0402_16V4Z
1
2
+
C41
433
0U_D
2E_2
.5VM
_R9
1
2
C174
22U_0805_6.3V6M
1
2
C438
22U_0805_6.3V6M
1
2
C207
22U_0805_6.3V6M
1
2
C208
22U_0805_6.3V6M
1
2
C175
22U_0805_6.3V6M
1
2
+
C41
333
0U_D
2E_2
.5VM
_R9
1
2
C411
22U_0805_6.3V6M
1
2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A+H_SWNG0
+H_VREF
PM_EXTTS#0
+DDR_MCH_REF PM_EXTTS#1
H_RS#0
H_ADSTB#1
+H_SWNG1
H_XRCOMP
CFG3
DMI_TXP1
H_REQ#0
CFG7
CFG5
DDR_CKE0_DIMMA
M_CLK_DDR3
DMI_RXN2
H_HIT#
H_DSTBP#0
H_REQ#4
+H_SWNG0
CFG15
DDR_CKE1_DIMMA
M_OCDOCMP0
DMI_TXN1DMI_TXN0
H_BNR#
H_REQ#2
M_ODT1
DMI_TXP2
H_DSTBP#2
CLK_MCH_3GPLL
CFG13
M_CLK_DDR#0
DMI_RXP2
H_REQ#3
CFG9
H_DINV#2
CLK_MCH_BCLK#
H_REQ#1
H_YSCOMP
ICH_POK
MCH_CLKSEL0
DDR_CKE3_DIMMB
H_BPRI#
H_DINV#0
CFG18
CFG4
M_CLK_DDR#1
DMI_RXP1DMI_RXP0
DMI_TXP0
H_CPUSLP#
H_DPWR#
H_ADS#
H_DSTBP#3
H_DSTBN#3
CFG16
DMI_RXN1
CLK_MCH_BCLK
PLTRST_R#
CFG19
CFG12
DDR_CS1_DIMMA#
SMRCOMPN
H_DSTBP#1
H_DINV#3
H_RS#2
H_ADSTB#0
CFG17
CFG8
CFG6
DDR_CKE2_DIMMB
DMI_RXN0
H_LOCK#
H_RESET#
M_ODT3
M_OCDOCMP1
M_CLK_DDR#2
DMI_TXP3
DMI_TXN3
H_DBSY#
H_BR0#
H_DSTBN#1H_DSTBN#0
CLK_MCH_3GPLL#
CFG20
H_DSTBN#2
H_RS#1
H_XSCOMP
CFG10
MCH_CLKSEL2
DDR_CS0_DIMMA#
SMRCOMPP
M_CLK_DDR#3
PM_BMBUSY#
CFG11
DDR_CS3_DIMMB#
DMI_RXN3
H_HITM#
H_DRDY#
PM_EXTTS#0
DDR_CS2_DIMMB#
M_ODT2
M_ODT0
H_DEFER#
H_TRDY#
H_DINV#1
H_THERMTRIP#
CFG14
M_CLK_DDR2M_CLK_DDR1M_CLK_DDR0
+H_VREF
H_YRCOMP
DMI_TXN2
DMI_RXP3
PM_EXTTS#1
MCH_CLKSEL1
H_D#0H_D#1H_D#2H_D#3H_D#4H_D#5H_D#6H_D#7
H_D#11
H_D#13
H_D#9
H_D#14
H_D#8
H_D#15
H_D#12
H_D#10
H_D#19
H_D#21
H_D#17
H_D#22
H_D#16
H_D#23
H_D#20
H_D#18
H_D#27
H_D#29
H_D#25
H_D#30
H_D#24
H_D#31
H_D#28
H_D#26
H_D#35
H_D#37
H_D#33
H_D#38
H_D#32
H_D#39
H_D#36
H_D#34
H_D#43
H_D#45
H_D#41
H_D#46
H_D#40
H_D#47
H_D#44
H_D#42
H_D#51
H_D#53
H_D#49
H_D#54
H_D#48
H_D#52
H_D#50
H_D#55
H_D#59
H_D#61
H_D#57
H_D#62
H_D#56
H_D#63
H_D#60
H_D#58
+H_SWNG1
H_A#3H_A#4H_A#5H_A#6H_A#7
H_A#11
H_A#8
H_A#10
H_A#12
H_A#9
H_A#13
H_A#15
H_A#17
H_A#14
H_A#21
H_A#18
H_A#20
H_A#22
H_A#19
H_A#26
H_A#23
H_A#25
H_A#27
H_A#24
H_A#31
H_A#28
H_A#30H_A#29
H_A#16
MCH_CLKREQ#
CLK_MCH_DREFCLK#CLK_MCH_DREFCLK
+DDR_MCH_REF
CLK_MCH_SSCDREFCLK#CLK_MCH_SSCDREFCLK
H_D#[0..63]<4> H_A#[3..31] <4>
H_REQ#[0..4] <4>
H_ADSTB#1 <4>H_ADSTB#0 <4>
CLK_MCH_BCLK# <15>CLK_MCH_BCLK <15>H_DSTBN#[0..3] <4>
H_DSTBP#[0..3] <4>
H_DINV#0 <4>H_DINV#1 <4>H_DINV#2 <4>H_DINV#3 <4>
H_RESET# <4>H_ADS# <4>H_TRDY# <4>H_DPWR# <4>H_DRDY# <4>H_DEFER# <4>
H_BR0# <4>H_BNR# <4>H_BPRI# <4>H_DBSY# <4>H_CPUSLP# <4,19>
H_HITM# <4>H_HIT# <4>H_LOCK# <4>
H_RS#[0..2] <4>
DMI_TXN0<20>DMI_TXN1<20>DMI_TXN2<20>DMI_TXN3<20>
DMI_TXP0<20>DMI_TXP1<20>DMI_TXP2<20>DMI_TXP3<20>
DMI_RXN0<20>DMI_RXN1<20>DMI_RXN2<20>DMI_RXN3<20>
DMI_RXP0<20>DMI_RXP1<20>DMI_RXP2<20>DMI_RXP3<20>
M_CLK_DDR0<13>M_CLK_DDR1<13>M_CLK_DDR2<14>M_CLK_DDR3<14>
M_CLK_DDR#0<13>M_CLK_DDR#1<13>M_CLK_DDR#2<14>M_CLK_DDR#3<14>
DDR_CS0_DIMMA#<13>DDR_CS1_DIMMA#<13>DDR_CS2_DIMMB#<14>DDR_CS3_DIMMB#<14>
DDR_CKE0_DIMMA<13>DDR_CKE1_DIMMA<13>DDR_CKE2_DIMMB<14>DDR_CKE3_DIMMB<14>
M_ODT0<13>M_ODT1<13>M_ODT2<14>M_ODT3<14>
PM_BMBUSY#<20>
H_THERMTRIP#<4,19>
MCH_ICH_SYNC#<18>
MCH_CLKSEL0 <15>
CFG5 <11>
CFG7 <11>
CFG9 <11>
CFG12 <11>CFG13 <11>
MCH_CLKSEL2 <15>MCH_CLKSEL1 <15>
CFG16 <11>
CFG18 <11>CFG19 <11>CFG20 <11>
CLK_MCH_3GPLL <15>CLK_MCH_3GPLL# <15>
MCH_CLKREQ# <15>
CLK_MCH_DREFCLK# <15>CLK_MCH_DREFCLK <15>
CLK_MCH_SSCDREFCLK# <15>CLK_MCH_SSCDREFCLK <15>
CFG11 <11>
ICH_POK<20,31>
PM_EXTTS#0<13,14>DPRSLPVR<20,42>
PLT_RST#<17,18,20,22,26,27,31,35>
CFG10 <11>
+VCCP
+VCCP+VCCP
+VCCP
+3VS
+1.8V
+1.8V
Title
Size Document Number Rev
Date: Sheet o f
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
HEL80/81 LA-3161P 0.2
Calistoga (1/6)Custom
7 43Thursday, February 23, 2006
2005/10/06 2006/10/06Compal Electronics, Inc.
Layout Note:H_XRCOMP / H_YRCOMP / +H_VREF / +H_SWNG0 /+H_SWNG1 trace width and spacing is 10/20.
Description at page 11.
Layout Note: +DDR_MCH_REFtrace width andspacing is 20/20.
Note : 2005/12/26 modify pnPM : SA00000KDC0GM : SA0000059H0
C24
0.1U
_040
2_16
V4Z
1
2
R30
54.9
_040
2_1% 1
2
R25
221_
0603
_1%
12
DM
ID
DR
MU
CFG
PM
CLK
NC
RES
ERVE
D
U22B
CALISTOGA_FCBGA1466~DUMA@
DMIRXN0AE35DMIRXN1AF39DMIRXN2AG35DMIRXN3AH39
DMIRXP0AC35DMIRXP1AE39DMIRXP2AF35DMIRXP3AG39
DMITXN0AE37DMITXN1AF41DMITXN2AG37DMITXN3AH41
DMITXP0AC37DMITXP1AE41DMITXP2AF37DMITXP3AG41
SM_CK0AY35SM_CK1AR1SM_CK2AW7SM_CK3AW40
SM_CK0#AW35SM_CK1#AT1SM_CK2#AY7SM_CK3#AY40
SM_OCDCOMP0AL20SM_OCDCOMP1AF10
SM_ODT0BA13SM_ODT1BA12SM_ODT2AY20SM_ODT3AU21
SM_RCOMPNAV9SM_RCOMPPAT9
SM_VREF0AK1SM_VREF1AK41
SM_CKE0AU20SM_CKE1AT20SM_CKE2BA29SM_CKE3AY29
SM_CS0#AW13SM_CS1#AW12SM_CS2#AY21SM_CS3#AW21
CFG16 G18
CFG1 K18CFG2 J18CFG3 F18CFG4 E15CFG5 F15CFG6 E18CFG7 D19CFG8 D16CFG9 G16
CFG10 E16CFG11 D15CFG12 G15CFG13 K15CFG14 C15CFG15 H16
CFG0 K16
CFG17 H15CFG18 J25CFG19 K27CFG20 J26
G_CLKP AG33G_CLKN AF33
D_REF_CLKN A27D_REF_CLKP A26
D_REF_SSCLKN C40D_REF_SSCLKP D41
NC0 A3NC1 A39NC2 A4NC3 A40NC4 AW1NC5 AW41NC6 AY1NC7 BA1NC8 BA2NC9 BA3
NC10 BA39NC11 BA40NC12 BA41NC13 C1NC14 AY41NC15 B2NC16 B41NC17 C41NC18 D1
PM_BMBUSY#G28PM_EXTTS0#F25PM_EXTTS1#H26PM_THERMTRIP#G6PWROKAH33RSTIN#AH34
RESERVED1 T32RESERVED2 R32RESERVED3 F3RESERVED4 F7RESERVED5 AG11RESERVED6 AF11RESERVED7 H7RESERVED8 J19RESERVED9 A41
RESERVED10 A34RESERVED11 D28RESERVED12 D27RESERVED13 A35
ICH_SYNC#K28
CLK_REQ# H32
R930_0402_5%
12
R32 80.6_0402_1% 1 2
T3PAD
T2PAD
C14
0.1U
_040
2_16
V4Z
1
2
U22
PMVGA@
T8PAD
R38
200_
0603
_1%
12
R5610K_0402_5%@
12
R22
221_
0603
_1%
12
T12 PAD
R23
100_
0402
_1%
12
R24
24.9
_040
2_1%
12
T9PAD
HOST
U22A
CALISTOGA_FCBGA1466~DUMA@
HD0#F1HD1#J1HD2#H1HD3#J6HD4#H3HD5#K2HD6#G1HD7#G2HD8#K9HD9#K1HD10#K7HD11#J8HD12#H4HD13#J3HD14#K11HD15#G4HD16#T10HD17#W11HD18#T3HD19#U7HD20#U9HD21#U11HD22#T11HD23#W9HD24#T1HD25#T8HD26#T4HD27#W7HD28#U5HD29#T9HD30#W6HD31#T5HD32#AB7HD33#AA9HD34#W4HD35#W3HD36#Y3HD37#Y7HD38#W5HD39#Y10HD40#AB8HD41#W2HD42#AA4HD43#AA7HD44#AA2HD45#AA6HD46#AA10HD47#Y8HD48#AA1HD49#AB4HD50#AC9HD51#AB11HD52#AC11HD53#AB3HD54#AC2HD55#AD1HD56#AD9HD57#AC1HD58#AD7HD59#AC6HD60#AB5HD61#AD10HD62#AD4HD63#AC8
HVREF1K13HXRCOMPE1HXSCOMPE2HYRCOMPY1HYSCOMPU1HXSWINGE4HYSWINGW1
HA3# H9HA4# C9HA5# E11HA6# G11HA7# F11HA8# G12HA9# F9
HA10# H11HA11# J12HA12# G14HA13# D9HA14# J14HA15# H13HA16# J15HA17# F14HA18# D12HA19# A11HA20# C11HA21# A12HA22# A13HA23# E13HA24# G13HA25# F12HA26# B12HA27# B14HA28# C12HA29# A14HA30# C14HA31# D14
HREQ#0 D8HREQ#1 G8HREQ#2 B8HREQ#3 F8HREQ#4 A8
HADSTB#0 B9HADSTB#1 C13
HRS0# B4HRS1# E6HRS2# D6
HCLKN AG1HCLKP AG2
HDINV#0 J7HDINV#1 W8HDINV#2 U3HDINV#3 AB10
HDSTBN#0 K4HDSTBN#1 T7HDSTBN#2 Y5HDSTBN#3 AC4HDSTBP#0 K3HDSTBP#1 T6HDSTBP#2 AA5HDSTBP#3 AC5
HCPURST# B7HADS# E8
HTRDY# E7HDPWR# J9HDRDY# H8
HDEFER# C3HHITM# D4
HHIT# D3HLOCK# B3
HBREQ0# C7HBNR# C6HBPRI# F6
HDBSY# A7HCPUSLP# E3
HVREF0J13
R29
100_
0402
_1%
12
R60 100_0402_1% 12
T7PAD
C16
0.1U
_040
2_16
V4Z
1
2
C9
0.1U
_040
2_16
V4Z
1
2
R27
100_0402_1%
12
R26
100_0402_1%
1
2
T1 PAD
R33 80.6_0402_1% 1 2
T4PAD
R5110K_0402_5%
12
R31
54.9
_040
2_1% 1
2
T10PAD
R28
24.9
_040
2_1%
12
R34
100_
0402
_1%
12
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
DDR_B_D11
DDR_B_D57
DDR_B_D46
DDR_B_D7
DDR_B_D0
DDR_B_D44
DDR_B_D40
DDR_B_D30
DDR_B_D27
DDR_B_D15
DDR_B_D3
DDR_B_D35
DDR_B_D25
DDR_B_D23
DDR_B_D49
DDR_B_D37
DDR_B_D19
DDR_B_D48DDR_B_D47
DDR_B_D36
DDR_B_D18
DDR_B_D8
DDR_B_D62
DDR_B_D60
DDR_B_D9
DDR_B_D2
DDR_B_D52
DDR_B_D50
DDR_B_D22
DDR_B_D56
DDR_B_D51
DDR_B_D39
DDR_B_D28
DDR_B_D17
DDR_B_D45
DDR_B_D6
DDR_B_D61
DDR_B_D58
DDR_B_D1
DDR_B_D54
DDR_B_D41
DDR_B_D31
DDR_B_D12
DDR_B_D5
DDR_B_D38
DDR_B_D32
DDR_B_D20
DDR_B_D16
DDR_B_D14
DDR_B_D33
DDR_B_D63
DDR_B_D59
DDR_B_D42
DDR_B_D55
DDR_B_D53
DDR_B_D43
DDR_B_D29
DDR_B_D26
DDR_B_D13
DDR_B_D4
DDR_B_BS#2
DDR_B_D34
DDR_B_D24
DDR_B_D21
DDR_B_D10
DDR_B_WE#DDR_B_RAS#
DDR_A_D35
DDR_A_D15DDR_A_D14
DDR_A_D21
DDR_A_BS#2
DDR_A_D28
DDR_A_D11
DDR_A_D7
DDR_A_WE#
DDR_A_D31
DDR_A_D16
DDR_A_D59
DDR_A_D56
DDR_A_D42
DDR_A_D25
DDR_A_D9
DDR_A_D60
DDR_A_D55
DDR_A_D13
DDR_A_D0
DDR_A_D62
DDR_A_D3
DDR_A_D1
DDR_A_D41
DDR_A_D20
DDR_A_D43
DDR_A_D24
DDR_A_CAS#
DDR_A_D54
DDR_A_D52
DDR_A_D33
DDR_A_D12
DDR_A_D19
DDR_A_D46
DDR_A_D23
DDR_A_D18
DDR_A_D63
DDR_A_D34
DDR_A_D26
DDR_A_D22
SA_RCVENIN#SA_RCVENOUT#
SB_RCVENIN#SB_RCVENOUT#
DDR_A_D27
DDR_A_D2
DDR_A_D32
DDR_A_D6
DDR_A_D49
DDR_A_D47
DDR_A_D58
DDR_A_D40
DDR_A_D36
DDR_A_D5
DDR_A_D48
DDR_A_D10
DDR_A_D8
DDR_A_D57
DDR_A_D39
DDR_A_D37
DDR_A_D30
DDR_A_D4
DDR_A_D45
DDR_A_D53
DDR_A_D51
DDR_A_D17
DDR_A_D38
DDR_A_D29
DDR_A_D44
DDR_A_D50
DDR_A_D61
DDR_A_DQS6DDR_B_DQS7
DDR_B_MA9
DDR_A_MA13
DDR_A_MA7
DDR_A_DM1
DDR_A_MA5
DDR_A_DM7
DDR_B_MA0
DDR_A_DQS7
DDR_A_DM5
DDR_B_MA7
DDR_B_DQS#1
DDR_B_DQS0
DDR_B_DM3
DDR_B_DQS1
DDR_B_DM1
DDR_A_BS#0
DDR_A_DQS#6
DDR_B_DQS5
DDR_B_DM0
DDR_A_MA4
DDR_A_MA8
DDR_A_DQS#7
DDR_A_MA10
DDR_A_DQS5
DDR_A_DM2
DDR_A_DQS0
DDR_B_MA2
DDR_B_MA13
DDR_B_DM5
DDR_B_DQS#5
DDR_B_DQS#7
DDR_B_BS#1
DDR_A_DQS#1
DDR_A_MA2
DDR_B_MA4
DDR_A_DQS#5
DDR_B_DM6
DDR_B_DQS4
DDR_A_DQS1
DDR_A_MA9
DDR_A_DQS4
DDR_A_DM0
DDR_A_MA0
DDR_B_MA5
DDR_A_DM4
DDR_A_DQS#2
DDR_A_DQS3
DDR_B_MA3
DDR_A_MA11 DDR_B_MA11
DDR_B_BS#0
DDR_A_DM6
DDR_B_MA6DDR_A_MA6
DDR_B_DQS#4
DDR_B_DQS3
DDR_B_DQS#3
DDR_A_DQS#0
DDR_A_DM3
DDR_A_MA3
DDR_A_MA12
DDR_B_MA8
DDR_A_DQS2
DDR_B_DQS#0
DDR_B_MA10
DDR_B_DM7
DDR_A_MA1
DDR_B_MA12
DDR_B_DQS#2
DDR_B_DM4
DDR_B_DQS#6
DDR_B_MA1
DDR_B_DQS2
DDR_B_DQS6
DDR_B_DM2
DDR_A_DQS#3DDR_A_DQS#4
DDR_A_RAS#DDR_B_CAS#
DDR_A_BS#1DDR_A_BS#0<13>DDR_A_BS#1<13>DDR_A_BS#2<13>
DDR_A_DM[0..7]<13>
DDR_A_DQS[0..7]<13>
DDR_A_DQS#[0..7]<13>
DDR_A_MA[0..13]<13>
DDR_A_CAS#<13>DDR_A_RAS#<13>DDR_A_WE#<13>
DDR_B_BS#0<14>DDR_B_BS#1<14>DDR_B_BS#2<14>
DDR_B_DM[0..7]<14>
DDR_B_DQS[0..7]<14>
DDR_B_DQS#[0..7]<14>
DDR_B_MA[0..13]<14>
DDR_B_CAS#<14>DDR_B_RAS#<14>DDR_B_WE#<14>
DDR_A_D[0..63] <13> DDR_B_D[0..63] <14>
Title
Size Document Number Rev
Date: Sheet o f
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
HEL80/81 LA-3161P 0.2
Calistoga (2/6)Custom
8 43Thursday, February 23, 2006
2005/10/06 2006/10/06Compal Electronics, Inc.
T11 PAD
DDR SYS MEMORY B
U22E
CALISTOGA_FCBGA1466~DUMA@
SB_DQ0 AK39SB_DQ1 AJ37SB_DQ2 AP39SB_DQ3 AR41SB_DQ4 AJ38SB_DQ5 AK38SB_DQ6 AN41SB_DQ7 AP41SB_DQ8 AT40SB_DQ9 AV41
SB_DQ10 AU38SB_DQ11 AV38SB_DQ12 AP38SB_DQ13 AR40SB_DQ14 AW38SB_DQ15 AY38SB_DQ16 BA38SB_DQ17 AV36SB_DQ18 AR36SB_DQ19 AP36SB_DQ20 BA36SB_DQ21 AU36SB_DQ22 AP35SB_DQ23 AP34SB_DQ24 AY33SB_DQ25 BA33SB_DQ26 AT31SB_DQ27 AU29SB_DQ28 AU31SB_DQ29 AW31SB_DQ30 AV29SB_DQ31 AW29SB_DQ32 AM19SB_DQ33 AL19SB_DQ34 AP14SB_DQ35 AN14SB_DQ36 AN17SB_DQ37 AM16SB_DQ38 AP15SB_DQ39 AL15SB_DQ40 AJ11SB_DQ41 AH10SB_DQ42 AJ9SB_DQ43 AN10SB_DQ44 AK13SB_DQ45 AH11SB_DQ46 AK10SB_DQ47 AJ8SB_DQ48 BA10SB_DQ49 AW10SB_DQ50 BA4SB_DQ51 AW4SB_DQ52 AY10SB_DQ53 AY9SB_DQ54 AW5SB_DQ55 AY5SB_DQ56 AV4SB_DQ57 AR5SB_DQ58 AK4SB_DQ59 AK3SB_DQ60 AT4SB_DQ61 AK5SB_DQ62 AJ5SB_DQ63 AJ3
SB_BS0AT24SB_BS1AV23SB_BS2AY28
SB_CAS#AR24SB_RAS#AU23SB_WE#AR27SB_RCVENIN#AK16SB_RCVENOUT#AK18
SB_DM0AK36SB_DM1AR38SB_DM2AT36SB_DM3BA31SB_DM4AL17SB_DM5AH8SB_DM6BA5SB_DM7AN4
SB_DQS0AM39SB_DQS1AT39SB_DQS2AU35SB_DQS3AR29SB_DQS4AR16SB_DQS5AR10SB_DQS6AR7SB_DQS7AN5
SB_DQS0#AM40SB_DQS1#AU39SB_DQS2#AT35SB_DQS3#AP29SB_DQS4#AP16SB_DQS5#AT10SB_DQS6#AT7SB_DQS7#AP5
SB_MA0AY23SB_MA1AW24SB_MA2AY24SB_MA3AR28SB_MA4AT27SB_MA5AT28SB_MA6AU27SB_MA7AV28SB_MA8AV27SB_MA9AW27SB_MA10AV24SB_MA11BA27SB_MA12AY27SB_MA13AR23
DDR SYS MEMORY A
U22D
CALISTOGA_FCBGA1466~DUMA@
SA_DQ0 AJ35SA_DQ1 AJ34SA_DQ2 AM31SA_DQ3 AM33SA_DQ4 AJ36SA_DQ5 AK35SA_DQ6 AJ32SA_DQ7 AH31SA_DQ8 AN35SA_DQ9 AP33
SA_DQ10 AR31SA_DQ11 AP31SA_DQ12 AN38SA_DQ13 AM36SA_DQ14 AM34SA_DQ15 AN33SA_DQ16 AK26SA_DQ17 AL27SA_DQ18 AM26SA_DQ19 AN24SA_DQ20 AK28SA_DQ21 AL28SA_DQ22 AM24SA_DQ23 AP26SA_DQ24 AP23SA_DQ25 AL22SA_DQ26 AP21SA_DQ27 AN20SA_DQ28 AL23SA_DQ29 AP24SA_DQ30 AP20SA_DQ31 AT21SA_DQ32 AR12SA_DQ33 AR14SA_DQ34 AP13SA_DQ35 AP12SA_DQ36 AT13SA_DQ37 AT12SA_DQ38 AL14SA_DQ39 AL12SA_DQ40 AK9SA_DQ41 AN7SA_DQ42 AK8SA_DQ43 AK7SA_DQ44 AP9SA_DQ45 AN9SA_DQ46 AT5SA_DQ47 AL5SA_DQ48 AY2SA_DQ49 AW2SA_DQ50 AP1SA_DQ51 AN2SA_DQ52 AV2SA_DQ53 AT3SA_DQ54 AN1SA_DQ55 AL2SA_DQ56 AG7SA_DQ57 AF9SA_DQ58 AG4SA_DQ59 AF6SA_DQ60 AG9SA_DQ61 AH6SA_DQ62 AF4SA_DQ63 AF8
SA_BS0AU12SA_BS1AV14SA_BS2BA20
SA_CAS#AY13SA_RAS#AW14SA_WE#AY14SA_RCVENIN#AK23SA_RCVENOUT#AK24
SA_DM0AJ33SA_DM1AM35SA_DM2AL26SA_DM3AN22SA_DM4AM14SA_DM5AL9SA_DM6AR3SA_DM7AH4
SA_DQS0AK33SA_DQS1AT33SA_DQS2AN28SA_DQS3AM22SA_DQS4AN12SA_DQS5AN8SA_DQS6AP3SA_DQS7AG5
SA_DQS0#AK32SA_DQS1#AU33SA_DQS2#AN27SA_DQS3#AM21SA_DQS4#AM12SA_DQS5#AL8SA_DQS6#AN3SA_DQS7#AH5
SA_MA0AY16SA_MA1AU14SA_MA2AW16SA_MA3BA16SA_MA4BA17SA_MA5AU16SA_MA6AV17SA_MA7AU17SA_MA8AW17SA_MA9AT16SA_MA10AU13SA_MA11AT17SA_MA12AV20SA_MA13AV12
T5 PADT13 PADT6 PAD
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
PEGCOMP
CRT_R
CRT_G
LVDSB1+
LVDSB1-
LVDSBC+LVDSBC-
LVDSA0+
LVDSA0-
LVDSAC-LVDSAC+
LVDSA2-
LVDSA2+
LVDSB2+
LVDSB2-
LVDSA1-
LVDSA1+
LVDSB0+
LVDSB0-
TV_COMPSTV_LUMATV_CRMA
CRT_HSYNCCRT_VSYNC
CRT_B
3VDDCDA3VDDCCL
CRT_IREF
EDID_DAT_LCDEDID_CLK_LCD
PEG_TXP15PEG_TXP14PEG_TXP13PEG_TXP12
PEG_TXP8PEG_TXP9PEG_TXP10PEG_TXP11
PEG_TXP4PEG_TXP5PEG_TXP6PEG_TXP7
PEG_TXP0PEG_TXP1PEG_TXP2PEG_TXP3
PEG_M_TXP5PEG_M_TXP4PEG_M_TXP3
PEG_M_TXP10
PEG_M_TXP6
PEG_M_TXP2
PEG_M_TXP7
PEG_M_TXP12
PEG_M_TXP9
PEG_M_TXP11
PEG_M_TXP8
PEG_M_TXP14
PEG_M_TXP1
PEG_M_TXP15
PEG_M_TXP0
PEG_M_TXP13
PEG_M_TXN5PEG_M_TXN4PEG_M_TXN3PEG_M_TXN2
PEG_M_TXN6
PEG_M_TXN9PEG_M_TXN8
PEG_M_TXN10
PEG_M_TXN7
PEG_M_TXN13PEG_M_TXN12
PEG_M_TXN14
PEG_M_TXN11
PEG_M_TXN15
PEG_M_TXN1PEG_M_TXN0
PEG_TXN12PEG_TXN13
PEG_TXN10
PEG_TXN14
PEG_TXN4
PEG_TXN6
PEG_TXN1PEG_TXN0
PEG_TXN15
PEG_TXN7PEG_TXN8
PEG_TXN2PEG_TXN3
PEG_TXN5
PEG_TXN9
PEG_TXN11
PEG_RXN7PEG_RXN8PEG_RXN9PEG_RXN10PEG_RXN11PEG_RXN12PEG_RXN13PEG_RXN14PEG_RXN15
PEG_RXN0PEG_RXN1PEG_RXN2PEG_RXN3PEG_RXN4PEG_RXN5PEG_RXN6
PEG_RXP0PEG_RXP1PEG_RXP2PEG_RXP3PEG_RXP4PEG_RXP5PEG_RXP6PEG_RXP7PEG_RXP8PEG_RXP9PEG_RXP10PEG_RXP11PEG_RXP12PEG_RXP13PEG_RXP14PEG_RXP15
GMCH_ENBKL
GMCH_LVDDEN
EDID_DAT_LCD
EDID_CLK_LCD
CRT_R
CRT_G
CRT_B
TV_COMPS
TV_LUMA
TV_CRMA
VSYNCHSYNC
PEG_RXP[0..15] <17>
PEG_RXN[0..15] <17>
PEG_M_TXP[0..15] <17>
PEG_M_TXN[0..15] <17>
TV_COMPS<16>TV_LUMA<16>TV_CRMA<16>
CRT_HSYNC<16>CRT_VSYNC<16>
CRT_R<16>
CRT_G<16>
CRT_B<16>
3VDDCDA<16>3VDDCCL<16>
GMCH_ENBKL<16>
GMCH_LVDDEN<16>
EDID_CLK_LCD<16>
EDID_DAT_LCD<16>
LVDSA0+<16>LVDSA1+<16>LVDSA2+<16>
LVDSA0-<16>LVDSA1-<16>LVDSA2-<16>
LVDSB0+<16>LVDSB1+<16>LVDSB2+<16>
LVDSB0-<16>LVDSB1-<16>LVDSB2-<16>
LVDSAC+<16>LVDSAC-<16>LVDSBC+<16>LVDSBC-<16>
+1.5VS_PCIE
+3VS
Title
Size Document Number Rev
Date: Sheet o f
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
HEL80/81 LA-3161P 0.2
Calistoga (3/6)Custom
9 43Thursday, February 23, 2006
2005/10/06 2006/10/06Compal Electronics, Inc.
10 mils
10 mils
2/20 modified to 0402_X7R
C186 0.1U_0402_10V7KVGA@1 2
C137 0.1U_0402_10V7KVGA@1 2
C163 0.1U_0402_10V7KVGA@1 2
R58 1.5K_0402_1%
12
C134 0.1U_0402_10V7KVGA@1 2
C180 0.1U_0402_10V7KVGA@1 2
C138 0.1U_0402_10V7KVGA@1 2
R293
2.2K_0402_5%UMA@
12
C149 0.1U_0402_10V7KVGA@1 2
C154 0.1U_0402_10V7KVGA@1 2
C184 0.1U_0402_10V7KVGA@1 2
C135 0.1U_0402_10V7KVGA@1 2
C185 0.1U_0402_10V7KVGA@1 2
R5924.9_0402_1%
1 2
C181 0.1U_0402_10V7KVGA@1 2
C153 0.1U_0402_10V7KVGA@1 2R290 150_0402_1%UMA@
12
R288 150_0402_1%UMA@12
C165 0.1U_0402_10V7KVGA@1 2
C152 0.1U_0402_10V7KVGA@1 2
R47 4.99K_0402_1% 12
C182 0.1U_0402_10V7KVGA@1 2
C166 0.1U_0402_10V7KVGA@1 2
C140 0.1U_0402_10V7KVGA@1 2
R53 39_0402_5%UMA@ 1 2
R287 150_0402_1%UMA@12
C136 0.1U_0402_10V7KVGA@1 2
C141 0.1U_0402_10V7KVGA@1 2
C161 0.1U_0402_10V7KVGA@1 2
C164 0.1U_0402_10V7KVGA@1 2
C150 0.1U_0402_10V7KVGA@1 2
R50 39_0402_5%UMA@1 2
C179 0.1U_0402_10V7KVGA@1 2
C183 0.1U_0402_10V7KVGA@1 2
R291 150_0402_1%UMA@12
LVDS
TV
CR
T
PCI-EXPRESS GRAPHICS
U22C
CALISTOGA_FCBGA1466~DUMA@
SDVOCTRL_CLKH28 SDVOCTRL_DATAH27
LA_DATA0B37LA_DATA1B34LA_DATA2A36
LVREFHC33LVREFLC32
TVDAC_AA16TVDAC_BC18TVDAC_CA19
TV_IREFJ20
TV_IRTNAB16TV_IRTNBB18TV_IRTNCB19
DDCCLKC26DDCDATAC25
LA_DATA#0C37LA_DATA#1B35LA_DATA#2A37
LB_DATA0F30LB_DATA1D29LB_DATA2F28
LB_DATA#0G30LB_DATA#1D30LB_DATA#2F29
LA_CLKA32LA_CLK#A33LB_CLKE26LB_CLK#E27
LBKLT_CTLD32LBKLT_ENJ30LCTLA_CLKH30LCTLB_DATAH29LDDC_CLKG26LDDC_DATAG25LVDD_ENF32LIBGB38LVBGC35
VSYNCH23HSYNCG23BLUEE23BLUE#D23GREENC22GREEN#B22REDA21RED#B21
CRT_IREFJ22
EXP_COMPI D40EXP_COMPO D38
EXP_RXN0 F34EXP_RXN1 G38EXP_RXN2 H34EXP_RXN3 J38EXP_RXN4 L34EXP_RXN5 M38EXP_RXN6 N34EXP_RXN7 P38EXP_RXN8 R34EXP_RXN9 T38
EXP_RXN10 V34EXP_RXN11 W38EXP_RXN12 Y34EXP_RXN13 AA38EXP_RXN14 AB34EXP_RXN15 AC38
EXP_RXP0 D34EXP_RXP1 F38EXP_RXP2 G34EXP_RXP3 H38EXP_RXP4 J34EXP_RXP5 L38EXP_RXP6 M34EXP_RXP7 N38EXP_RXP8 P34EXP_RXP9 R38
EXP_RXP10 T34EXP_RXP11 V38EXP_RXP12 W34EXP_RXP13 Y38EXP_RXP14 AA34EXP_RXP15 AB38
EXP_TXN0 F36EXP_TXN1 G40EXP_TXN2 H36EXP_TXN3 J40EXP_TXN4 L36EXP_TXN5 M40EXP_TXN6 N36EXP_TXN7 P40EXP_TXN8 R36EXP_TXN9 T40
EXP_TXN10 V36EXP_TXN11 W40EXP_TXN12 Y36EXP_TXN13 AA40EXP_TXN14 AB36EXP_TXN15 AC40
EXP_TXP0 D36EXP_TXP1 F40EXP_TXP2 G36EXP_TXP3 H40EXP_TXP4 J36EXP_TXP5 L40EXP_TXP6 M36EXP_TXP7 N40EXP_TXP8 P36EXP_TXP9 R40
EXP_TXP10 T36EXP_TXP11 V40EXP_TXP12 W36EXP_TXP13 Y40EXP_TXP14 AA36EXP_TXP15 AB40
TV_DCONSEL1J29TV_DCONSEL0K30
C139 0.1U_0402_10V7KVGA@1 2
C147 0.1U_0402_10V7KVGA@1 2
C167 0.1U_0402_10V7KVGA@1 2
C148 0.1U_0402_10V7KVGA@1 2
C160 0.1U_0402_10V7KVGA@1 2
R294
2.2K_0402_5%UMA@
12
R286 150_0402_1%UMA@12
R49 255_0402_1%
12
C162 0.1U_0402_10V7KVGA@1 2
R289 150_0402_1%UMA@12
C151 0.1U_0402_10V7KVGA@1 2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
MCH_D2
MCH_A6
MC
H_A
B1
+2.5VS_CRTDAC
+1.5VS
+2.5VS+1.5VS_PCIE
+1.5VS
+1.5VS+1.5VS_3GPLL
+1.5VS_DPLLB+1.5VS_DPLLA
+1.5VS_HPLL
+3VS
+2.5VS
+3VS_TVBG
+1.5VS_MPLL
+1.5VS
+3VS_TVDACA
+1.5VS_3GPLL
+1.5VS
+VCCP
+1.5VS_MPLL +1.5VS_HPLL
+1.5VS+1.5VS
+2.5VS
+2.5VS
+1.5VS_TVDAC
+1.5VS_TVDAC +1.5VS
+2.5VS
+3VS_TVDACB
+3VS_TVDACC
+3VS+3VS_TVBG
+2.5VS
+1.5VS_DPLLA +1.5VS_DPLLB
+1.5VS+1.5VS
+2.5VS+VCCP
+2.5VS
+3VS
+1.5VS
+3VS_TVDACA+3VS+3VS_TVDACB
+3VS+3VS_TVDACC
+3VS
Title
Size Document Number Rev
Date: Sheet o f
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
HEL80/81 LA-3161P 0.2
Calistoga (4/6)Custom
10 43Thursday, February 23, 2006
2005/10/06 2006/10/06Compal Electronics, Inc.
W=60 mils
45mA Max. 45mA Max.
close pin G41
PCI-E/MEM/PSB PLL decoupling
CRTDAC: Route caps within250mil of Alviso. Route FBwithin 3" of Calistoga
close pin A38
12/09 Modified
12/09 Modified
C50
0.1U
_040
2_16
V4Z
1
2
R2920_0603_5%
12
+C130
220U_D2_2VMR15
1
2
R299
10_0402_5%
12
C43
0.1U
_040
2_16
V4Z
1
2
+ C98
330U_D2E_2.5VMUMA@
1
2
C65
0.1U
_040
2_16
V4Z
1
2
+C89
220U_D2_2VMR15
1
2
R630_0805_5%
12
C11
0.1U
_040
2_16
V4Z
1
2
C39
10.
022U
_040
2_16
V7K
1
2
C60
0.02
2U_0
402_
16V
7K
1
2
C96
0.1U
_040
2_16
V4Z
1
2
D18
RB751V_SOD323
21
C99
0.1U
_040
2_16
V4Z
1
2
C10
00.
1U_0
402_
16V
4Z
1
2
C23
4.7U
_080
5_10
V4Z
1
2
C59
0.1U
_040
2_16
V4Z
1
2
C93
0.22
U_0
603_
16V
7K
1
2
C39
80.
01U
_040
2_16
V7K
1
2
C35
0.02
2U_0
402_
16V
7K
1
2
C10
80.
1U_0
402_
16V
4Z
@
1
2
L1MBK1608301YZF_0603
1 2
+ C389
220U_D2_4VM@
1
2
C49
0.1U
_040
2_16
V4Z
1
2
C51
0.02
2U_0
402_
16V
7K
1
2
C39
510
U_0
805_
10V
4Z
@
1
2
L20MBK1608301YZF_0603
12
C10
710
U_0
805_
10V
4Z
1
2
R2850_0603_5%
12
C54
2.2U
_080
5_10
V6K
1
2
C64
0.1U
_040
2_16
V4Z
1
2
C15
0.22
U_0
603_
16V
7K
1
2
C39
210
U_0
805_
10V
4Z
1
2
C39
60.
1U_0
402_
16V
4Z
1
2
C6
10U
_080
5_10
V4Z
1
2
D17
RB751V_SOD323
21
P O W E R
U22H
CALISTOGA_FCBGA1466~DUMA@
VCC_SYNC H22
VCCTX_LVDS0 B30VCCTX_LVDS1 C30
VCC3G0 AB41VCC3G1 AJ41VCC3G2 L41VCC3G3 N41VCC3G4 R41VCC3G5 V41VCC3G6 Y41
VCCA_3GBG G41VSSA_3GBG H41
VCCA_3GPLL AC33
VCCTX_LVDS2 A30
VCCA_LVDS A38VSSA_LVDS B39
VCCA_MPLL AF2
VCCA_TVBG H20VSSA_TVBG G20
VCCA_TVDACA0 E19VCCA_TVDACA1 F19VCCA_TVDACB0 C20VCCA_TVDACB1 D20VCCA_TVDACC0 E20VCCA_TVDACC1 F20
VCCAUX1 AF31VCCAUX2 AE31VCCAUX3 AC31VCCAUX4 AL30VCCAUX5 AK30VCCAUX6 AJ30VCCAUX7 AH30VCCAUX8 AG30VCCAUX9 AF30
VCCAUX10 AE30VCCAUX11 AD30VCCAUX12 AC30VCCAUX13 AG29VCCAUX14 AF29VCCAUX15 AE29VCCAUX16 AD29VCCAUX17 AC29VCCAUX18 AG28VCCAUX19 AF28VCCAUX20 AE28
VTT0AC14VTT1AB14VTT2W14VTT3V14VTT4T14VTT5R14VTT6P14VTT7N14VTT8M14VTT9L14VTT10AD13VTT11AC13VTT12AB13VTT13AA13VTT14Y13VTT15W13VTT16V13VTT17U13VTT18T13VTT19R13VTT20N13VTT21M13VTT22L13VTT23AB12VTT24AA12VTT25Y12VTT26W12VTT27V12VTT28U12VTT29T12VTT30R12VTT31P12VTT32N12VTT33M12VTT34L12VTT35R11VTT36P11VTT37N11VTT38M11VTT39R10VTT40P10VTT41N10VTT42M10VTT43P9VTT44N9VTT45M9VTT46R8VTT47P8VTT48N8VTT49M8VTT50P7VTT51N7VTT52M7VTT53R6VTT54P6VTT55M6VTT56A6VTT57R5
VTT59N5VTT60M5VTT61P4VTT62N4VTT63M4VTT64R3VTT65P3VTT66N3VTT67M3VTT68R2VTT69P2VTT70M2VTT71D2VTT72AB1VTT73R1VTT74P1VTT75N1VTT76M1
VCCA_CRTDAC0 E21VCCA_CRTDAC1 F21VSSA_CRTDAC2 G21
VCCA_DPLLA B26VCCA_DPLLB C39
VCCA_HPLL AF1
VCCD_HMPLL0 AH1VCCD_HMPLL1 AH2
VCCD_LVDS0 A28VCCD_LVDS1 B28VCCD_LVDS2 C28
VCCD_TVDAC D21VCCDQ_TVDAC H19
VCCHV0 A23VCCHV1 B23 VCCHV2 B25
VCCAUX21 AH22VCCAUX22 AJ21VCCAUX23 AH21VCCAUX24 AJ20VCCAUX25 AH20VCCAUX26 AH19VCCAUX27 P19VCCAUX28 P16VCCAUX29 AH15VCCAUX30 P15VCCAUX31 AH14
VCCAUX32AG14VCCAUX33AF14VCCAUX34AE14VCCAUX35Y14VCCAUX36AF13VCCAUX37AE13VCCAUX38AF12VCCAUX39AE12VCCAUX40AD12
VCCAUX0 AK31
VTT58P5
C8
0.47
U_0
603_
16V
4Z
1
2
C10
0.1U
_040
2_16
V4Z
1
2
R610_0603_5%
12
+ C394
330U_D2E_2.5VMUMA@
1
2
+ C187
220U_D2_4VM@
1
2
C39
00.
47U
_060
3_16
V4Z
1
2
C97
0.1U
_040
2_16
V4Z
1
2
C42
0.02
2U_0
402_
16V
7K
1
2
L19MBK1608301YZF_0603
12
C4000.1U_0402_16V4Z
1 2
R210_0603_5%
12
R298
10_0402_5%
12
C95
10U
_080
5_10
V4Z
1
2
C10
310
U_0
805_
10V
4Z
1
2
R200_0603_5%
12
L17MBK1608301YZF_0603
12
L2MBK1608301YZF_0603
12
L18MBK1608301YZF_0603
12
C69
0.02
2U_0
402_
16V
7K
1
2
C39
30.
1U_0
402_
16V
4Z
1
2
C73
0.1U
_040
2_16
V4Z
1
2
C7
10U
_080
5_10
V4Z
1
2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
MCH_AM41MCH_AT41
CFG13<7>
CFG16<7>
CFG10<7>
CFG11<7>
CFG12<7>
CFG5<7>
CFG7<7>
CFG18<7>CFG19<7>CFG20<7>
CFG9<7>
+VCCP+1.5VS+VCCP
+1.8V+VCCP
+1.8V
+3VS
Title
Size Document Number Rev
Date: Sheet o f
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
HEL80/81 LA-3161P 0.2
Calistoga (5/6)Custom
11 43Thursday, February 23, 2006
2005/10/06 2006/10/06Compal Electronics, Inc.
Place near pin BA15
Place near pin BA23
Place near pin AT41 & AM41
Place near pin AV1 & AJ1
CFG[13:12]
1 = PCIE/SDVO are operatingsimu.
CFG7
CFG19
(Default)
CFG20
0 = DMI x 2
CFG10 CFG18
CFG[19:18] have internal pull down
*
Strap Pin Table
*
10 = All Z Mode Enabled
0 = Reserved
(Default)
1 = Normal Operation
CFG5
SDVO_CTRLDATA
*
1 = DMI Lane Reversal Enable
(Default)
*
1 = Dynamic ODT Enabled (Default)
*
(Default)
00 = Reserved
01 = 1.5V
*
*
1 = DMI x 4
CFG[3:17] have internal pull up
0 = No SDVO Device Present
(Default)
*
*
(Default)
(Default)
0 = Normal Operation
(Default)
0 = Only PCIE or SDVO isoperational.
0 = Dynamic ODT Disabled
(PCIE/SDVO select)
01 = XOR Mode Enabled
001 = 533MT/s FSB
CFG16
10 = 1.05V
011 = 667MT/s FSB
0 = Lane Reversal Enable CFG9
1 = SDVO Device Present
CFG[2:0]
1 = Mobile Yonah CPU
11 = Normal Operation
CFG6
PSB 4X CLK Enable 1 = Calistoga
0 = Reserved
*
C94
10U
_080
5_10
V4Z
1
2
R42 2.2K_0402_5%@1 2
C36
10U
_080
5_10
V4Z
1
2
C76
10U
_080
5_10
V4Z
1
2
P O W E R
U22G
CALISTOGA_FCBGA1466~DUMA@
VCC0AA33VCC1W33VCC2P33VCC3N33VCC4L33VCC5J33VCC6AA32VCC7Y32VCC8W32VCC9V32VCC10P32VCC11N32VCC12M32VCC13L32VCC14J32VCC15AA31VCC16W31VCC17V31VCC18T31VCC19R31VCC20P31VCC21N31VCC22M31VCC23AA30VCC24Y30VCC25W30VCC26V30VCC27U30VCC28T30VCC29R30VCC30P30VCC31N30VCC32M30VCC33L30VCC34AA29VCC35Y29VCC36W29VCC37V29VCC38U29VCC39R29VCC40P29VCC41M29VCC42L29VCC43AB28VCC44AA28VCC45Y28
VCC_SM5 AY34VCC_SM6 AW34VCC_SM7 AV34VCC_SM8 AU34VCC_SM9 AT34
VCC_SM10 AR34VCC_SM11 BA30VCC_SM12 AY30VCC_SM13 AW30VCC_SM14 AV30VCC_SM15 AU30VCC_SM16 AT30VCC_SM17 AR30VCC_SM18 AP30VCC_SM19 AN30VCC_SM20 AM30VCC_SM21 AM29VCC_SM22 AL29VCC_SM23 AK29VCC_SM24 AJ29VCC_SM25 AH29VCC_SM26 AJ28VCC_SM27 AH28VCC_SM28 AJ27VCC_SM29 AH27VCC_SM30 BA26VCC_SM31 AY26VCC_SM32 AW26VCC_SM33 AV26VCC_SM34 AU26VCC_SM35 AT26VCC_SM36 AR26VCC_SM37 AJ26VCC_SM38 AH26VCC_SM39 AJ25VCC_SM40 AH25VCC_SM41 AJ24VCC_SM42 AH24VCC_SM43 BA23VCC_SM44 AJ23VCC_SM45 BA22VCC_SM46 AY22VCC_SM47 AW22VCC_SM48 AV22VCC_SM49 AU22VCC_SM50 AT22VCC_SM51 AR22VCC_SM52 AP22VCC_SM53 AK22VCC_SM54 AJ22VCC_SM55 AK21VCC_SM56 AK20VCC_SM57 BA19VCC_SM58 AY19VCC_SM59 AW19VCC_SM60 AV19VCC_SM61 AU19VCC_SM62 AT19VCC_SM63 AR19VCC_SM64 AP19VCC_SM65 AK19VCC_SM66 AJ19VCC_SM67 AJ18VCC_SM68 AJ17VCC_SM69 AH17VCC_SM70 AJ16VCC_SM71 AH16VCC_SM72 BA15
VCC_SM3 AU40VCC_SM4 BA34
VCC_SM73 AY15VCC_SM74 AW15VCC_SM75 AV15VCC_SM76 AU15VCC_SM77 AT15VCC_SM78 AR15VCC_SM79 AJ15VCC_SM80 AJ14VCC_SM81 AJ13VCC_SM82 AH13VCC_SM83 AK12VCC_SM84 AJ12VCC_SM85 AH12VCC_SM86 AG12VCC_SM87 AK11VCC_SM88 BA8VCC_SM89 AY8VCC_SM90 AW8VCC_SM91 AV8VCC_SM92 AT8VCC_SM93 AR8VCC_SM94 AP8VCC_SM95 BA6VCC_SM96 AY6VCC_SM97 AW6VCC_SM98 AV6VCC_SM99 AT6
VCC_SM1 AT41VCC_SM0 AU41
VCC_SM2 AM41
VCC46V28VCC47U28VCC48T28VCC49R28VCC50P28VCC51N28VCC52M28VCC53L28VCC54P27VCC55N27VCC56M27VCC57L27VCC58P26VCC59N26VCC60L26VCC61N25VCC62M25VCC63L25VCC64P24VCC65N24VCC66M24VCC67AB23VCC68AA23VCC69Y23VCC70P23VCC71N23VCC72M23VCC73L23VCC74AC22VCC75AB22VCC76Y22VCC77W22VCC78P22VCC79N22VCC80M22VCC81L22VCC82AC21VCC83AA21VCC84W21VCC85N21VCC86M21VCC87L21VCC88AC20VCC89AB20VCC90Y20VCC91W20VCC92P20VCC93N20VCC94M20VCC95L20VCC96AB19VCC97AA19VCC98Y19VCC99N19
R35 2.2K_0402_5%@1 2
P O
W E
R
U22F
CALISTOGA_FCBGA1466~DUMA@
VCC_NCTF1AC27VCC_NCTF2AB27VCC_NCTF3AA27VCC_NCTF4Y27VCC_NCTF5W27VCC_NCTF6V27VCC_NCTF7U27
VCCAUX_NCTF52 Y15
VCC_NCTF9R27VCC_NCTF10AD26VCC_NCTF11AC26VCC_NCTF12AB26VCC_NCTF13AA26VCC_NCTF14Y26VCC_NCTF15W26VCC_NCTF16V26VCC_NCTF17U26VCC_NCTF18T26VCC_NCTF19R26VCC_NCTF20AD25VCC_NCTF21AC25VCC_NCTF22AB25VCC_NCTF23AA25VCC_NCTF24Y25VCC_NCTF25W25
VCCAUX_NCTF53 W15
VCC_NCTF27U25VCC_NCTF28T25VCC_NCTF29R25VCC_NCTF30AD24VCC_NCTF31AC24VCC_NCTF32AB24VCC_NCTF33AA24VCC_NCTF34Y24VCC_NCTF35W24VCC_NCTF36V24
VCCAUX_NCTF54 V15
VCC_NCTF38T24VCC_NCTF39R24VCC_NCTF40AD23VCC_NCTF41V23VCC_NCTF42U23VCC_NCTF43T23VCC_NCTF44R23VCC_NCTF45AD22VCC_NCTF46V22VCC_NCTF47U22VCC_NCTF48T22VCC_NCTF49R22VCC_NCTF50AD21VCC_NCTF51V21VCC_NCTF52U21VCC_NCTF53T21VCC_NCTF54R21VCC_NCTF55AD20VCC_NCTF56V20VCC_NCTF57U20VCC_NCTF58T20
VCCAUX_NCTF55 U15
VCC_NCTF60AD19VCC_NCTF61V19VCC_NCTF62U19VCC_NCTF63T19VCC_NCTF64AD18VCC_NCTF65AC18VCC_NCTF66AB18VCC_NCTF67AA18VCC_NCTF68Y18VCC_NCTF69W18VCC_NCTF70V18VCC_NCTF71U18VCC_NCTF72T18
VCC_NCTF0AD27 VCCAUX_NCTF0 AG27VCCAUX_NCTF1 AF27VCCAUX_NCTF2 AG26VCCAUX_NCTF3 AF26VCCAUX_NCTF4 AG25VCCAUX_NCTF5 AF25VCCAUX_NCTF6 AG24VCCAUX_NCTF7 AF24VCCAUX_NCTF8 AG23VCCAUX_NCTF9 AF23
VCCAUX_NCTF10 AG22VCCAUX_NCTF11 AF22VCCAUX_NCTF12 AG21VCCAUX_NCTF13 AF21VCCAUX_NCTF14 AG20VCCAUX_NCTF15 AF20VCCAUX_NCTF16 AG19VCCAUX_NCTF17 AF19VCCAUX_NCTF18 R19VCCAUX_NCTF19 AG18VCCAUX_NCTF20 AF18VCCAUX_NCTF21 R18VCCAUX_NCTF22 AG17VCCAUX_NCTF23 AF17VCCAUX_NCTF24 AE17VCCAUX_NCTF25 AD17VCCAUX_NCTF26 AB17VCCAUX_NCTF27 AA17VCCAUX_NCTF28 W17VCCAUX_NCTF29 V17VCCAUX_NCTF30 T17VCCAUX_NCTF31 R17VCCAUX_NCTF32 AG16VCCAUX_NCTF33 AF16VCCAUX_NCTF34 AE16VCCAUX_NCTF35 AD16VCCAUX_NCTF36 AC16VCCAUX_NCTF37 AB16VCCAUX_NCTF38 AA16VCCAUX_NCTF39 Y16VCCAUX_NCTF40 W16VCCAUX_NCTF41 V16VCCAUX_NCTF42 U16VCCAUX_NCTF43 T16VCCAUX_NCTF44 R16VCCAUX_NCTF45 AG15VCCAUX_NCTF46 AF15VCCAUX_NCTF47 AE15VCCAUX_NCTF48 AD15VCCAUX_NCTF49 AC15VCCAUX_NCTF50 AB15
VSS_NCTF0 AE27
VCCAUX_NCTF51 AA15
VSS_NCTF1 AE26
VCC_NCTF59R20
VCCAUX_NCTF56 T15
VSS_NCTF2 AE25VSS_NCTF3 AE24VSS_NCTF4 AE23VSS_NCTF5 AE22VSS_NCTF6 AE21VSS_NCTF7 AE20VSS_NCTF8 AE19VSS_NCTF9 AE18
VSS_NCTF10 AC17VSS_NCTF11 Y17VSS_NCTF12 U17
VCC_NCTF26V25
VCCAUX_NCTF57 R15
VCC_NCTF37U24
VCC_NCTF8T27
VCC100M19VCC101L19VCC102N18VCC103M18VCC104L18VCC105P17VCC106N17VCC107M17VCC108N16VCC109M16VCC110L16
VCC_SM100 AR6VCC_SM101 AP6VCC_SM102 AN6VCC_SM103 AL6VCC_SM104 AK6VCC_SM105 AJ6VCC_SM106 AV1VCC_SM107 AJ1
R37 2.2K_0402_5%@1 2
+C18
220U_D2_2VMR15
1
2
C10
20.
47U
_060
3_16
V4Z
1
2
+ C72
220U_D2_4VM@
1
2
C17
0.1U
_040
2_16
V4Z
1
2
C13
0.47
U_0
603_
16V4
Z
1
2
C47
0.22
U_0
603_
16V7
K
1
2
R54 1K_0402_5%@1 2
C10
10.
47U
_060
3_16
V4Z
1
2
C29
1U_0
603_
10V4
Z
1
2
R39 2.2K_0402_5%@1 2
+C77
220U_D2_2VMR15@
1
2
C57
0.22
U_0
603_
16V7
K
1
2
R41 2.2K_0402_5%@1 2
C19
0.1U
_040
2_16
V4Z
1
2
C12
0.47
U_0
603_
16V4
Z
1
2
R36 2.2K_0402_5%@1 2
R40 2.2K_0402_5%@1 2
C45
10U
_080
5_10
V4Z
1
2
R52 1K_0402_5%@1 2
C88
0.1U
_040
2_16
V4Z
1
2
C22
0.22
U_0
603_
16V7
K
1
2
C25
0.47
U_0
603_
16V4
Z
1
2
R55 1K_0402_5%@1 2
R44 2.2K_0402_5%@1 2
C44
0.1U
_040
2_16
V4Z
1
2
C91
0.47
U_0
603_
16V4
Z
1
2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet o f
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
HEL80/81 LA-3161P 0.2
Calistoga (6/6)Custom
12 43Thursday, February 23, 2006
2005/10/06 2006/10/06Compal Electronics, Inc.
P O W E R
U22J
CALISTOGA_FCBGA1466~DUMA@
VSS200AN21VSS201AL21VSS202AB21VSS203Y21VSS204P21VSS205K21VSS206J21VSS207H21VSS208C21VSS209AW20VSS210AR20VSS211AM20VSS212AA20VSS213K20VSS214B20VSS215A20VSS216AN19VSS217AC19VSS218W19VSS219K19VSS220G19VSS221C19VSS222AH18VSS223P18VSS224H18VSS225D18VSS226A18VSS227AY17VSS228AR17VSS229AP17VSS230AM17VSS231AK17VSS232AV16VSS233AN16VSS234AL16VSS235J16VSS236F16VSS237C16VSS238AN15VSS239AM15VSS240AK15VSS241N15VSS242M15VSS243L15VSS244B15VSS245A15VSS246BA14VSS247AT14VSS248AK14VSS249AD14VSS250AA14VSS251U14VSS252K14VSS253H14VSS254E14VSS255AV13VSS256AR13VSS257AN13VSS258AM13VSS259AL13VSS260AG13VSS261P13VSS262F13
VSS266AC12VSS267K12VSS268H12VSS269E12VSS270AD11VSS271AA11VSS272Y11VSS273J11VSS274D11VSS275B11VSS276AV10VSS277AP10VSS278AL10VSS279AJ10
VSS265D13VSS264B13VSS263AY12
VSS285 AW9VSS286 AR9VSS287 AH9VSS288 AB9VSS289 Y9VSS290 R9VSS292 G9VSS291 E9VSS293 A9VSS294 AG8VSS295 AD8VSS296 AA8VSS297 U8VSS298 K8VSS299 C8VSS300 BA7VSS301 AV7VSS302 AP7VSS303 AL7VSS304 AJ7VSS305 AH7VSS306 AF7VSS307 AC7VSS308 R7VSS309 G7VSS310 D7VSS311 AG6VSS312 AD6VSS313 AB6VSS314 Y6
VSS317 K6VSS318 H6VSS319 B6VSS320 AV5VSS321 AF5VSS322 AD5VSS323 AY4VSS324 AR4VSS325 AP4VSS326 AL4VSS327 AJ4VSS328 Y4VSS329 U4VSS330 R4VSS331 J4VSS332 F4VSS333 C4VSS334 AY3VSS335 AW3VSS336 AV3VSS337 AL3
VSS341 AD3
VSS345 AT2VSS346 AR2VSS347 AP2VSS348 AK2
VSS351 AB2VSS352 Y2VSS353 U2VSS354 T2VSS355 N2VSS356 J2VSS357 H2
VSS359 C2VSS360 AL1
VSS358 F2
VSS349 AJ2VSS350 AD2
VSS344 G3VSS343 AA3VSS342 AC3
VSS340 AF3
VSS338 AH3
VSS280 AG10VSS281 AC10VSS282 W10VSS283 U10VSS284 BA9
VSS315 U6VSS316 N6
VSS339 AG3
P O W E R
U22I
CALISTOGA_FCBGA1466~DUMA@
VSS0AC41VSS1AA41VSS2W41VSS3T41VSS4P41VSS5M41VSS6J41VSS7F41VSS8AV40VSS9AP40VSS10AN40VSS11AK40
VSS13AH40VSS14AG40VSS15AF40VSS16AE40VSS17B40VSS18AY39VSS19AW39
VSS21AR39VSS22AN39
VSS24AC39VSS25AB39VSS26AA39VSS27Y39VSS28W39VSS29V39VSS30T39VSS31R39VSS32P39VSS33N39VSS34M39VSS35L39VSS36J39VSS37H39
VSS20AV39
VSS23AJ39
VSS12AJ40
VSS38G39
VSS40D39VSS41AT38VSS42AM38VSS43AH38VSS44AG38VSS45AF38VSS46AE38VSS47C38VSS48AK37VSS49AH37VSS50AB37VSS51AA37VSS52Y37VSS53W37VSS54V37VSS55T37VSS56R37VSS57P37VSS58N37VSS59M37VSS60L37VSS61J37VSS62H37VSS63G37VSS64F37VSS65D37VSS66AY36VSS67AW36VSS68AN36VSS69AH36VSS70AG36VSS71AF36VSS72AE36VSS73AC36VSS74C36VSS75B36VSS76BA35VSS77AV35VSS78AR35VSS79AH35VSS80AB35VSS81AA35VSS82Y35VSS83W35VSS84V35VSS85T35VSS86R35VSS87P35VSS88N35VSS89M35VSS90L35VSS91J35VSS92H35VSS93G35VSS94F35VSS95D35VSS96AN34VSS97AK34VSS98AG34VSS99AF34
VSS39F39
VSS100 AE34VSS101 AC34VSS102 C34VSS103 AW33VSS104 AV33VSS105 AR33VSS106 AE33VSS107 AB33VSS108 Y33VSS109 V33VSS110 T33VSS111 R33VSS112 M33VSS113 H33VSS114 G33VSS115 F33VSS116 D33VSS117 B33VSS118 AH32VSS119 AG32VSS120 AF32VSS121 AE32VSS122 AC32VSS123 AB32VSS124 G32VSS125 B32VSS126 AY31VSS127 AV31VSS128 AN31VSS129 AJ31VSS130 AG31VSS131 AB31VSS132 Y31VSS133 AB30VSS134 E30VSS135 AT29VSS136 AN29VSS137 AB29VSS138 T29VSS139 N29VSS140 K29VSS141 G29VSS142 E29VSS143 C29VSS144 B29VSS145 A29VSS146 BA28VSS147 AW28VSS148 AU28VSS149 AP28VSS150 AM28VSS151 AD28VSS152 AC28VSS153 W28VSS154 J28VSS155 E28VSS156 AP27VSS157 AM27VSS158 AK27VSS159 J27VSS160 G27VSS161 F27VSS162 C27VSS163 B27VSS164 AN26VSS165 M26VSS166 K26VSS167 F26VSS168 D26VSS169 AK25VSS170 P25VSS171 K25VSS172 H25VSS173 E25VSS174 D25VSS175 A25VSS176 BA24VSS177 AU24VSS178 AL24VSS179 AW23VSS180 AT23VSS181 AN23VSS182 AM23VSS183 AH23VSS184 AC23VSS185 W23VSS186 K23VSS187 J23VSS188 F23VSS189 C23VSS190 AA22VSS191 K22VSS192 G22VSS193 F22VSS194 E22VSS195 D22VSS196 A22VSS197 BA21VSS198 AV21VSS199 AR21
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
DDR_A_MA11DDR_CKE1_DIMMA
M_CLK_DDR0
M_CLK_DDR1
M_CLK_DDR#0
M_CLK_DDR#1
DDR_CKE1_DIMMA
DDR_CS0_DIMMA#
CLK_SMBCLK
DDR_A_MA1
DDR_A_MA10
DDR_A_MA3
DDR_A_MA9 DDR_A_MA7DDR_A_MA12
DDR_A_MA5
DDR_A_WE#
DDR_A_D8
DDR_A_D17DDR_A_D16
DDR_A_D27DDR_A_D26
DDR_A_DQS1
DDR_A_DQS0
DDR_A_DQS2
DDR_A_DM3
DDR_A_DM1
DDR_A_DM2
DDR_A_DM0
DDR_A_DQS4
DDR_A_DQS6
DDR_A_DQS7
CLK_SMBDATA
DDR_CKE0_DIMMA
DDR_A_MA8
DDR_CS1_DIMMA#
DDR_A_MA11
DDR_A_MA2DDR_A_MA0
DDR_A_MA4
DDR_A_MA6
DDR_A_CAS#
DDR_A_BS#1DDR_A_RAS#
DDR_A_D20DDR_A_D21
DDR_A_D53DDR_A_D52
DDR_A_D55
DDR_A_DM6
DDR_A_DM4
DDR_A_DM5
DDR_A_DM7
DDR_A_MA13
DDR_A_DQS5
DDR_A_BS#0
DDR_A_BS#2
DDR_A_DQS#0
DDR_A_DQS#1
DDR_A_DQS#2
DDR_A_DQS3DDR_A_DQS#3
DDR_A_DQS#4
DDR_A_DQS#5
DDR_A_DQS#6
DDR_A_DQS#7
DDR_A_MA6
M_ODT1
DDR_A_MA7
M_ODT0
DDR_A_D51DDR_A_D54DDR_A_D50
DDR_A_D49DDR_A_D48
DDR_A_D42
DDR_A_D35
DDR_A_D22DDR_A_D23
DDR_A_D12DDR_A_D13
DDR_A_D15 DDR_A_D10DDR_A_D9 DDR_A_D11
DDR_A_D14
DDR_A_D0DDR_A_D1
DDR_A_D3DDR_A_D2
DDR_A_D4
DDR_A_D5
DDR_A_D6
DDR_A_D7
DDR_A_D18DDR_A_D19
DDR_A_D31DDR_A_D30
DDR_A_D28DDR_A_D29DDR_A_D25DDR_A_D24
DDR_A_D36
DDR_A_D32
DDR_A_D37
DDR_A_D33
DDR_A_D39DDR_A_D38
DDR_A_D34
DDR_A_D44DDR_A_D40
DDR_A_D45
DDR_A_D41
DDR_A_D43
DDR_A_D46DDR_A_D47
DDR_A_D60DDR_A_D61 DDR_A_D57
DDR_A_D56
DDR_A_D58DDR_A_D63
DDR_A_D59DDR_A_D62
DDR_A_MA3
DDR_A_MA8
DDR_A_MA1
DDR_A_MA5
DDR_A_BS#0
DDR_CS1_DIMMA#
DDR_A_MA10
M_ODT1
DDR_A_CAS#DDR_A_WE#
DDR_CS0_DIMMA#DDR_A_RAS#
M_ODT0DDR_A_MA13
DDR_A_BS#2
DDR_A_MA9DDR_A_MA12
DDR_CKE0_DIMMA
DDR_A_MA0
DDR_A_MA4
DDR_A_BS#1
DDR_A_MA2
+DDR_MCH_REF1
+DDR_MCH_REF1
DDR_A_D[0..63]<8>
DDR_CKE0_DIMMA<7>
DDR_A_BS#2<8>
DDR_A_BS#0<8>DDR_A_WE#<8>
DDR_A_CAS#<8>
M_ODT1<7>
DDR_CS1_DIMMA#<7>
M_CLK_DDR0 <7>M_CLK_DDR#0 <7>
DDR_CKE1_DIMMA <7>
DDR_A_BS#1 <8>DDR_A_RAS# <8>DDR_CS0_DIMMA# <7>
M_CLK_DDR#1 <7>
M_ODT0 <7>
CLK_SMBDATA<14,15>CLK_SMBCLK<14,15>
M_CLK_DDR1 <7>
PM_EXTTS#0 <7,14>
DDR_A_DQS#[0..7]<8>
DDR_A_DM[0..7]<8>
DDR_A_DQS[0..7]<8>
DDR_A_MA[0..13]<8>+DDR_MCH_REF1<14>
+1.8V
+3VS
+1.8V
+1.8V
+0.9VS
+0.9VS
+1.8V
Title
Size Document Number Rev
Date: Sheet o f
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
HEL80 LA-3161P 0.2
DDRII-SODIMM SLOT1Custom
13 43Thursday, February 23, 2006
2005/10/06 2006/10/06Compal Electronics, Inc.
Layout Note:Place these resistorclosely JP41,alltrace length Max=1.5"
Layout Note:Place near JP41
Layout Note:Place one cap close to every 2 pullup resistors terminated to +0.9VS
SO-DIMM ATop side
Layout Note: +DDR_MCH_REFtrace width andspacing is 20/20.
11/9 Modify pn to SP070006V00
C81
0.1U_0402_16V4Z
1
2
C158
0.1U_0402_16V4Z
1
2
RP9
56_0804_8P4R_5%
18273645
RP2
56_0804_8P4R_5%
18273645
C83
2.2U_0805_10V6K
1
2
C38
0.1U_0402_16V4Z
1
2
R4356_0402_5%
1 2
C84
2.2U_0805_10V6K
1
2
C31
0.1U_0402_16V4Z
1
2 C52
0.1U_0402_16V4Z
1
2 C67
0.1U_0402_16V4Z
1
2
R92
1K_0402_1%
12
C40
0.1U_0402_16V4Z
1
2C70
0.1U_0402_16V4Z
1
2 C56
0.1U_0402_16V4Z
1
2
RP7
56_0804_8P4R_5%
1 82 73 64 5
C27
2.2U_0805_10V6K
1
2
R87
1K_0402_1%
12
C75
0.1U_0402_16V4Z
1
2
C26
2.2U_0805_10V6K
1
2
JP3
FOX_ASOA426-M2RN-7FME@
VREF1VSS3DQ05DQ17VSS9DQS0#11DQS013VSS15DQ217DQ319VSS21DQ823DQ925VSS27DQS1#29DQS131VSS33DQ1035DQ1137VSS39
VSS41DQ1643DQ1745VSS47DQS2#49DQS251VSS53DQ1855DQ1957VSS59DQ2461DQ2563VSS65DM367NC69VSS71DQ2673DQ2775VSS77CKE079VDD81NC83BA285VDD87A1289A991A893VDD95A597A399A1101VDD103A10/AP105BA0107WE#109VDD111CAS#113NC/S1#115VDD117NC/ODT1119VSS121DQ32123DQ33125VSS127DQS4#129DQS4131VSS133DQ34135DQ35137VSS139DQ40141DQ41143VSS145DM5147VSS149DQ42151DQ43153VSS155DQ48157DQ49159VSS161NC,TEST163VSS165DQS6#167DQS6169VSS171DQ50173DQ51175VSS177DQ56179DQ57181VSS183DM7185VSS187DQ58189DQ59191VSS193SDA195SCL197VDDSPD199
VSS 2DQ4 4DQ5 6VSS 8DM0 10VSS 12DQ6 14DQ7 16VSS 18
DQ12 20DQ13 22
VSS 24DM1 26VSS 28CK0 30
CK0# 32VSS 34
DQ14 36DQ15 38
VSS 40
VSS 42DQ20 44DQ21 46
VSS 48NC 50
DM2 52VSS 54
DQ22 56DQ23 58
VSS 60DQ28 62DQ29 64
VSS 66DQS3# 68
DQS3 70VSS 72
DQ30 74DQ31 76
VSS 78NC/CKE1 80
VDD 82NC/A15 84NC/A14 86
VDD 88A11 90
A7 92A6 94
VDD 96A4 98A2 100A0 102
VDD 104BA1 106
RAS# 108S0# 110
VDD 112ODT0 114
NC/A13 116VDD 118
NC 120VSS 122
DQ36 124DQ37 126
VSS 128DM4 130VSS 132
DQ38 134DQ39 136
VSS 138DQ44 140DQ45 142
VSS 144DQS5# 146
DQS5 148VSS 150
DQ46 152DQ47 154
VSS 156DQ52 158DQ53 160
VSS 162CK1 164
CK1# 166VSS 168DM6 170VSS 172
DQ54 174DQ55 176
VSS 178DQ60 180DQ61 182
VSS 184DQS7# 186
DQS7 188VSS 190
DQ62 192DQ63 194
VSS 196SA0 198SA1 200
C90
2.2U_0805_10V6K
1
2
C34
0.1U_0402_16V4Z
1
2
R4656_0402_5%
1 2
C46
0.1U_0402_16V4Z
1
2C63
0.1U_0402_16V4Z
1
2 C78
0.1U_0402_16V4Z
1
2
R16
10K_0402_5%
12
RP6
56_0804_8P4R_5%
18273645
RP1
56_0804_8P4R_5%
1 82 73 64 5
C85
0.1U_0402_16V4Z
1
2
R18
10K_0402_5%
12
C55
0.1U_0402_16V4Z
1
2
RP10
56_0804_8P4R_5%
1 82 73 64 5
C171
2.2U_0805_10V6K
1
2
C41
0.1U_0402_16V4Z
1
2
C61
0.1U_0402_16V4Z
1
2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
DDR_B_BS#2DDR_CKE2_DIMMB
DDR_B_MA9
DDR_B_MA12
DDR_B_DQS#4
DDR_B_D14
DDR_B_DQS4
DDR_B_BS#2
DDR_B_MA2
DDR_CKE2_DIMMB
DDR_B_D8
DDR_B_DM3
CLK_SMBDATA
DDR_B_D53
DDR_B_D45
DDR_B_MA3
DDR_B_D32
DDR_B_D40
DDR_B_D6
DDR_B_MA7
DDR_B_D13
DDR_B_D1
DDR_B_DQS#0
DDR_CS3_DIMMB#
M_ODT3
DDR_B_MA11
DDR_B_D47
DDR_B_WE#
DDR_B_D7
DDR_B_D11
DDR_B_MA10
DDR_B_D55
DDR_B_D34
DDR_B_D41
DDR_B_DQS5
M_ODT2
DDR_B_DQS2
DDR_B_DQS#7
DDR_B_MA6
DDR_B_D9
DDR_B_D44
DDR_B_D63
DDR_B_DM7
DDR_B_BS#0
DDR_B_MA5
DDR_B_D60
DDR_B_DQS#3
DDR_B_D10
DDR_B_D12
DDR_B_D18
DDR_B_D48
DDR_B_D33
DDR_B_DQS7
DDR_B_D42
DDR_B_D36
DDR_CKE3_DIMMB
DDR_B_DQS0
DDR_B_D46
DDR_B_MA1
DDR_B_MA8
DDR_B_DQS#2
DDR_B_DQS#5
DDR_B_MA12
DDR_B_DQS3
DDR_B_RAS#
DDR_B_MA4
DDR_B_DM5
DDR_B_D35
CLK_SMBCLK
DDR_B_D43
DDR_B_D2
DDR_B_MA13
DDR_B_D37
DDR_B_DQS1
DDR_B_BS#1
DDR_B_D62
DDR_B_DQS#6
DDR_B_D54
DDR_B_DM4
DDR_B_DQS6
DDR_B_DQS#1
DDR_B_D52
DDR_B_MA9
DDR_B_MA0
DDR_B_D3
DDR_B_D15
DDR_B_CAS#
DDR_B_D19
DDR_CS2_DIMMB#
DDR_B_DM0
DDR_B_DM1
DDR_B_D0
+DDR_MCH_REF1
DDR_B_DM6
DDR_B_D56
DDR_B_D49
DDR_B_DM2
DDR_B_D50DDR_B_D51
DDR_B_D38DDR_B_D39
DDR_B_D31DDR_B_D30
DDR_B_D27
DDR_B_D28
DDR_B_D20DDR_B_D21DDR_B_D17DDR_B_D16
M_CLK_DDR2M_CLK_DDR#2
M_CLK_DDR3M_CLK_DDR#3
DDR_B_D5DDR_B_D4
DDR_B_D23DDR_B_D22
DDR_B_D26DDR_B_D24DDR_B_D25
DDR_B_D29
DDR_B_D61 DDR_B_D57
DDR_B_D58DDR_B_D59
DDR_B_MA7
DDR_B_MA6DDR_CKE3_DIMMB
DDR_B_MA11
M_ODT2DDR_B_MA13
DDR_B_RAS#DDR_CS2_DIMMB#DDR_CS3_DIMMB#
M_ODT3
DDR_B_BS#0
DDR_B_MA10
DDR_B_MA8
DDR_B_CAS#DDR_B_WE#
DDR_B_MA4
DDR_B_BS#1
DDR_B_MA2DDR_B_MA0
DDR_B_MA1
DDR_B_MA5DDR_B_MA3
DDR_B_D[0..63]<8>
DDR_CKE3_DIMMB <7>
DDR_CS2_DIMMB# <7>
+DDR_MCH_REF1 <13>
CLK_SMBCLK<13,15>CLK_SMBDATA<13,15>
DDR_B_WE#<8>
DDR_B_BS#1 <8>DDR_B_RAS# <8>
DDR_B_CAS#<8>
M_ODT3<7>
DDR_CKE2_DIMMB<7>
DDR_CS3_DIMMB#<7>
DDR_B_BS#2<8>
DDR_B_BS#0<8>
M_ODT2 <7>
M_CLK_DDR2 <7>M_CLK_DDR#2 <7>
M_CLK_DDR3 <7>M_CLK_DDR#3 <7>
PM_EXTTS#0 <7,13>
DDR_B_DQS#[0..7]<8>
DDR_B_DM[0..7]<8>
DDR_B_DQS[0..7]<8>
DDR_B_MA[0..13]<8>
+1.8V
+3VS+3VS
+1.8V
+1.8V
+0.9VS
+0.9VS
Title
Size Document Number Rev
Date: Sheet o f
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
HEL80 LA-3161P 0.2
DDRII-SODIMM SLOT2
14 43Thursday, February 23, 2006
2005/10/06 2006/10/06Compal Electronics, Inc.
SO-DIMM B
Layout Note:Place near JP42
Layout Note:Place one cap close to every 2 pullup resistors terminated to +0.9VS
Layout Note:Place these resistorclosely JP42,alltrace length Max=1.5"
11/9 Modify pn to SP07000BY00RP12
56_0804_8P4R_5%
18273645
C79
0.1U_0402_16V4Z
1
2 C37
0.1U_0402_16V4Z
1
2 C33
0.1U_0402_16V4Z
1
2
C28
2.2U_0805_10V6K
1
2
C58
0.1U_0402_16V4Z
1
2 C48
0.1U_0402_16V4Z
1
2
R19
10K_0402_5%
12
C172
2.2U_0805_10V6K
1
2
C39
0.1U_0402_16V4Z
1
2
C20
2.2U_0805_10V6K
1
2
C32
0.1U_0402_16V4Z
1
2 C62
0.1U_0402_16V4Z
1
2
C86
0.1U_0402_16V4Z
1
2
RP3
56_0804_8P4R_5%
18273645
C80
0.1U_0402_16V4Z
1
2
RP8
56_0804_8P4R_5%
18273645
RP11
56_0804_8P4R_5%
1 82 73 64 5
C71
0.1U_0402_16V4Z
1
2
RP4
56_0804_8P4R_5%
1 82 73 64 5
C92
2.2U_0805_10V6K
1
2
R4856_0402_5%
1 2
C21
2.2U_0805_10V6K
1
2
C82
0.1U_0402_16V4Z
1
2
R17
10K_0402_5%
1 2
RP5
56_0804_8P4R_5%
1 82 73 64 5
C66
0.1U_0402_16V4Z
1
2
C53
0.1U_0402_16V4Z
1
2
C30
0.1U_0402_16V4Z
1
2
C74
0.1U_0402_16V4Z
1
2
R4556_0402_5%
1 2
C159
0.1U_0402_16V4Z
1
2
C87
2.2U_0805_10V6K
1
2
C68
0.1U_0402_16V4Z
1
2
JP4
P-TWO_A5692B-A0G16-PME@
VREF1VSS3DQ05DQ17VSS9DQS0#11DQS013VSS15DQ217DQ319VSS21DQ823DQ925VSS27DQS1#29DQS131VSS33DQ1035DQ1137VSS39
VSS41DQ1643DQ1745VSS47DQS2#49DQS251VSS53DQ1855DQ1957VSS59DQ2461DQ2563VSS65DM367NC69VSS71DQ2673DQ2775VSS77CKE079VDD81NC83BA285VDD87A1289A991A893VDD95A597A399A1101VDD103A10/AP105BA0107WE#109VDD111CAS#113NC/S1#115VDD117NC/ODT1119VSS121DQ32123DQ33125VSS127DQS4#129DQS4131VSS133DQ34135DQ35137VSS139DQ40141DQ41143
VSS 2DQ4 4DQ5 6VSS 8DM0 10VSS 12DQ6 14DQ7 16VSS 18
DQ12 20DQ13 22
VSS 24DM1 26VSS 28CK0 30
CK0# 32VSS 34
DQ14 36DQ15 38
VSS 40
VSS 42DQ20 44DQ21 46
VSS 48NC 50
DM2 52VSS 54
DQ22 56DQ23 58
VSS 60DQ28 62DQ29 64
VSS 66DQS3# 68
DQS3 70VSS 72
DQ30 74DQ31 76
VSS 78NC/CKE1 80
VDD 82NC/A15 84NC/A14 86
VDD 88A11 90
A7 92A6 94
VDD 96A4 98A2 100A0 102
VDD 104BA1 106
RAS# 108S0# 110
VDD 112ODT0 114
NC/A13 116VDD 118
NC 120VSS 122
DQ36 124DQ37 126
VSS 128DM4 130VSS 132
DQ38 134DQ39 136
VSS 138DQ44 140DQ45 142
VSS 144VSS145DM5147VSS149DQ42151DQ43153VSS155DQ48157DQ49159VSS161NC,TEST163VSS165DQS6#167DQS6169VSS171DQ50173DQ51175VSS177DQ56179DQ57181VSS183DM7185VSS187DQ58189DQ59191VSS193SDA195SCL197VDDSPD199
DQS5# 146DQS5 148
VSS 150DQ46 152DQ47 154
VSS 156DQ52 158DQ53 160
VSS 162CK1 164
CK1# 166VSS 168DM6 170VSS 172
DQ54 174DQ55 176
VSS 178DQ60 180DQ61 182
VSS 184DQS7# 186
DQS7 188VSS 190
DQ62 192DQ63 194
VSS 196SAO 198SA1 200
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
H_STP_CPU#
CLK_PCI_ICH
H_STP_PCI#
CLKREF1
PCI_ICH
CLK_XTAL_IN
PCI_1394
FSB
FSA
CLKREQ_MCARD1#
PCI_ICH
CLK_MCH_SSCDREFCLK
CLK_MCH_SSCDREFCLK#
MCH_CLKREQ#
CLK_XTAL_OUT
SATAREQ#
CLK_PCIE_MCARD1
CLK_PCIE_MCARD1#
CLK_MCH_3GPLL#
CLK_MCH_3GPLL
CLK_PCIE_VGA#
CLK_PCIE_VGA
CLK_MCH_DREFCLK#
CLK_MCH_DREFCLK
CLK_PCIE_ICH
CLK_PCIE_ICH#
PCI_DB
CLK_14M_ICH
PCI_SIO
CLK_XTAL_IN
CLK_XTAL_OUT
CLK_PCIE_NC1#
CLK_PCIE_NC1
CLKREQ_NC#
PCI_DB
CLK_CPU_BCLK
CLK_MCH_BCLK#
CLK_MCH_BCLK
CPU_BCLK#
MCH_BCLK#
CLK_CPU_BCLK#
CPU_BCLK
MCH_BCLK
+CK_VDD_48
+CK_VDD_REF
CLKREF1
CLK_SMBDATA
PCI_SIO
CLK_SMBCLK
+CK_VDD_REF
+CK_VDD_48
PCI_PCM
CLK_SMBDATA
CLK_SMBCLK
PCI_1394
CLKIREF
PCIE_SATA
CLK_PCIE_SATA#
CLK_PCIE_SATA
PCIE_SATA#
CLK_MCH_BCLK#
CLK_PCIE_SATA
CLK_PCIE_SATA#
CLK_CPU_BCLK#
PCIE_VGA CLK_PCIE_VGA
CLK_PCIE_VGA#PCIE_VGA#
CLK_MCH_BCLK
CLK_CPU_BCLK
CLK_MCH_3GPLL
MCH_3GPLL#
MCH_3GPLL
CLK_MCH_3GPLL#
CLK_PCIE_ICH#
CLK_PCIE_ICHPCIE_ICH
PCIE_ICH#
PCIE_NC1 CLK_PCIE_NC1
CLK_PCIE_NC1#PCIE_NC1#
PCIE_MCARD1#
CLK_PCIE_MCARD1
CLK_PCIE_MCARD1#
PCIE_MCARD1
CLK_MCH_SSCDREFCLK#
CLK_MCH_SSCDREFCLKSSCDREFCLK
SSCDREFCLK#
MCH_DREFCLK#
MCH_DREFCLK
CLK_MCH_DREFCLK#
CLK_MCH_DREFCLK
CLK_SD_48MCLK_48M_ICH
FSA
PCI_LPC
FSB
CLKREQ_ICH#
CLKREQ8#
CLKREQ8#
SATAREQ#
CLKREQ_NC#
CLK_ENABLE#
CLK_PCIE_LAN#
CLK_PCIE_LANPCIE_LAN
PCIE_LAN#
CLKREQ_LAN#
CLK_PCIE_LAN#
CLK_PCIE_LAN
CLKREQ_MCARD1#
CLK_PCI_DB<30>
CLKREQ_NC# <35>
CPU_BSEL2<5>
CLK_14M_SIO<30>
MCH_CLKSEL2 <7>
CPU_BSEL1<5>
MCH_CLKSEL1 <7>
CPU_BSEL0<5>
MCH_CLKSEL0 <7>
ICH_SMBDATA<20,27,35>
CLK_PCI_PCM<23>
CLK_ENABLE#<42>
CLK_SMBCLK<13,14>
CLK_PCI_ICH<18>
CLK_PCI_1394<25>
SATAREQ# <20>
CLK_SMBDATA<13,14>
CLK_14M_ICH<20>
H_STP_PCI# <20>
ICH_SMBCLK<20,27,35>
CLK_PCI_LPC<31>
CLK_SD_48M<23>
H_STP_CPU# <20>
CLK_MCH_BCLK <7>
CLK_MCH_BCLK# <7>
CLK_CPU_BCLK# <4>
CLK_CPU_BCLK <4>
CLK_PCIE_SATA# <19>
CLK_PCIE_SATA <19>
CLK_PCIE_VGA# <17>
CLK_PCIE_VGA <17>
CLK_MCH_3GPLL# <7>
CLK_MCH_3GPLL <7>
CLK_PCIE_ICH <20>
CLK_PCIE_ICH# <20>
CLK_PCIE_NC1 <35>
CLK_PCIE_NC1# <35>
CLK_MCH_DREFCLK<7>
CLK_MCH_DREFCLK#<7>
CLK_PCIE_MCARD1# <27>
CLK_PCIE_MCARD1 <27>
CLK_MCH_SSCDREFCLK <7>
CLK_MCH_SSCDREFCLK# <7>
MCH_CLKREQ# <7>
CLK_48M_ICH<20>
CLK_PCI_TPM<35>
VGATE<20,31,42>
CLK_PCIE_LAN <26>
CLK_PCIE_LAN# <26>
CLKREQ_MCARD1# <27>
+VCCP
+VCCP
+VCCP
+3VS
+CK_VDD_MAIN2
+3VS
+CK_VDD_MAIN1
+3VS
+3VS
+3VS
+CK_VDD_MAIN1
+3VS
+3VS
+3VS
+3VS
+3VS
+3VS
Title
Size Document Number Rev
Date: Sheet o f
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
HEL80 LA-3161P 0.2
Clock generator
15 43Thursday, February 23, 2006
2005/03/10 2006/03/10Compal Electronics, Inc.
PCI6 PCI5ITP
CLK_Ra
CLK_Rb
CLK_Rc
CLK_Rd
CLK_Re
CLK_Rf
CLK_Rc
Stuff
CLK_Rf
CLK_Ra
CLK_Re
CLK_Re
Stuff
CLK_Ra
FSB Frequency Selet:
No Stuff
CLK_Rb
No Stuff
533MHzCLK_Rf
CLK_Rc
CLK_Re
CLK_Rd
CLK_Rf
CLK_Ra
CLK_Rd
CLK_RcCPU Driven
No Stuff
CLK_Rb
Stuff
CLK_Rd
CLK_Rb
667MHz
*(Default)
Place these componentsnear each pin within 40mils.
Place near U4
Place crystal within500 mils of CK410
PIN43FCTSEL1(PIN34)
1
0
PIN47PIN44
27Mout
96/100M_TDOT96CDOT96T
PCI_1394 = FCTSEL1
SRCT027MSSout
PIN48
96/100M_C
SRCC0
PCI_DB=SEL_PCI6
PCI_DB PIN27
0
1 PCICLK6
CLKREQ5
1
1000
CLKSEL1
100
0
PCIMHz
133
0
Table : ICS954306
SRCMHz
33.3
CPUMHzCLKSEL2
33.31
FSLACLKSEL0
166
FSLC
1
FSLB
ICS9LPR325CKLFT_MLF72: SA00000RE20
SLG8LP465VTR: SA00000TS00 2005/11/8 modify footprint to ICS954305DKLFT_MLF72 for Thermal Pad use
R486 49.9_0402_1%@12
R402 49.9_0402_1%@1 2R157
1K_0402_5%
1 2
C304
0.1U_0402_16V4Z
1
2
R421 49.9_0402_1%@12
R214 0_0402_5% 12
R404 49.9_0402_1%@1 2
R430
1K_0402_5%@
12
R46433_0402_5%
12
C499 33P_0402_50V8J
12
C503 33P_0402_50V8J
12
R442 49.9_0402_1%@1 2
R419
10K_0402_5%
12
R474 0_0402_5%VGA@ 1 2
R1540_0402_5%
1 2
R471 49.9_0402_1%@1 2
R4792.2K_0402_5%
1
2
G
D
SQ52N7002_SOT23
2
13
R42333_0402_5%
12
R434 0_0402_5% 1 2
R458 0_0402_5% 1 2
R412 0_0402_5% 1 2
C490
10U_0805_10V4Z
1
2
R424
10K_0402_5%
12
R39856_0402_5%@
12
R408 0_0402_5%UMA@1 2
R409 0_0402_5%UMA@1 2
R429
10K_0402_5%@
12
R414 0_0402_5%UMA@ 1 2
G
D S
Q212N7002_SOT23
2
1 3
R475 0_0402_5% 1 2
R451 0_0402_5% 1 2
R428 49.9_0402_1%@12
R482 2.2_0603_5% 1 2
R208 0_0805_5% 1 2
R3951K_0402_5%
1 2
R450 49.9_0402_1%@12
R439
1K_0402_5%@
12
R394
1K_0402_5%@
12 R405 49.9_0402_1%@
1 2
G
D S
Q222N7002_SOT23
2
1 3
R473 0_0402_5%VGA@ 1 2
R463 49.9_0402_1%@1 2
R467 0_0402_5% 1 2
C302
0.1U_0402_16V4Z
1
2
C264
0.1U_0402_16V4Z
1
2
R4682.2K_0402_5%
1
2
R469 49.9_0402_1%@1 2
C313
10U_0805_10V4Z
1
2
R399 0_0805_5% 1 2
R422 0_0402_5% 1 2
R457 49.9_0402_1%@12
R213 10K_0402_5% 12
C505 0.1U_0402_16V4Z
1 2
R158
1K_0402_5%@
12
R472 0_0402_5% 1 2
R455
10K_0402_5%@
12
R427 0_0402_5% 1 2
R487 49.9_0402_1%@12
R477 0_0402_5% 1 2
R4490_0402_5%
1 2
R481 49.9_0402_1%@1 2
R43712_0402_5%
12
R170 10K_0402_5% 12
C285
10U_0805_10V4Z
1
2
R44533_0402_5%
12
R43133_0402_5%
12
R220 2.2_0603_5%
1 2
R193 10K_0402_5% 12
U30
ICS9LPR325AKLFT_MLF72
VDDSRC1VDDSRC49
VDDSRC65
VDDPCI30VDDPCI36
VDD4840
VDDCPU12
VDDREF18
USB_48MHz/FSLA41
FSLB/TEST_MODE/24Mhz45
X219
X120
GNDPCI31
SEL_24M/PCICLK232
REF0/FSLC/TEST_SEL23
ITP_EN/PCICLK_F037
CPU_STOP# 24
CPUCLKT1LP 11
CPUCLKC1LP 10
CPUCLKT2_ITP/SRCCLKT10LP 6
SEL_48M/PCICLK333
PCICLK4/FCTSEL134
CPUCLKC0LP 13
CPUCLKT0LP 14
PCI_SRC_STOP# 25
GNDA 8
VDDA 7
GNDPCI35
CPUCLKC2_ITP/SRCCLKC10LP 5
GNDREF21
GNDCPU15
GNDSRC4
GND4842
GNDSRC68
DOTT_96MHz/27MHz_Nonspread43
DOTC_96MHz/27MHz_spread44
VTT_PWRGD#/PD39
SEL_PCI5/REF122 SRCCLKT7LP 66
SRCCLKC7LP 67
SRCCLKT8LP 70
SRCCLKC8LP 69
SRCCLKT9LP 3
SRCCLKC9LP 2
SRCCLKC1LP 51
LCD100/96/SRC0_TLP 47
SRCCLKT2LP 52
SRCCLKT4LP 58
SRCCLKT1LP 50
CLKREQ4# 57
SRCCLKC2LP 53
SRCCLKC5LP 61
SRCCLKC4LP 59
SRCCLKT5LP 60
LCD100/96/SRC0_CLP 48
SRCCLKC3LP 56
SRCCLKT3LP 55
SRCCLKT6LP 63
SRCCLKC6LP 64
CLKREQ6# 62
CLKREQ8# 71
CLKREQ9# 72
CLKREQ1# 46
CLKREQ5#/PCICLK6 29
CLKREQ3#/PCICLK5 28
CLKREQ2# 26
CLKREQ7#/48Mhz_1 38
VDDSRC54
SEL_PCI6/PCICLK127
SMBCLK16
SMBDAT17
GND9
THRM_PAD73THRM_PAD74THRM_PAD75THRM_PAD76
C492 0.1U_0402_16V4Z
1 2
C278
0.1U_0402_16V4Z
1
2
R189 10K_0402_5% 12
R4830_0402_5%
1 2R403 49.9_0402_1%@
1 2
R413 0_0402_5%UMA@ 1 2
Y514.31818MHz_20P_1BX14318BE1A
12
R401 49.9_0402_1%@1 2
R433 49.9_0402_1%@1 2
R462 0_0402_5% 1 2
R485 49.9_0402_1%@12
R4078.2K_0402_5%
12
R4561K_0402_5%
1 2
R454
10K_0402_5%@
12
R45333_0402_5%
12
R397 1_0603_5% 1 2
R411 0_0402_5% 1 2
R470 0_0402_5% 1 2
R425
10K_0402_5%@
12
C506
0.1U_0402_16V4Z
1
2
R438
10K_0402_5%@
12
C263
0.1U_0402_16V4Z
1
2
R478 0_0402_5% 1 2
R406 49.9_0402_1%@1 2
R156
1K_0402_5%@
12
R417 10K_0402_5% 12
C301
0.1U_0402_16V4Z
1
2
R461 33_0402_5%
12
R447 10K_0402_5% 12
R400 12_0402_5%
12
R4488.2K_0402_5%
12
C507
0.1U_0402_16V4Z
1
2
R441 0_0402_5% 1 2
C494
0.1U_0402_16V4Z
1
2
R415 12_0402_5%
12
R480 49.9_0402_1%@1 2
R484 49.9_0402_1%@12
R466 49.9_0402_1%@1 2
R476 0_0402_5% 1 2
R43512_0402_5%
12
R418
10K_0402_5%@
12
R410 10K_0402_5%
1 2
R3930_0402_5%
1 2
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
HSYNC_R
VGA_DDC_CLKVGA_DDC_DAT
GREEN
BLUE
JVGA_HS
RED
LUMA
CRMA
COMP
JVGA_VS
VSYNC_R
VGA_DDC_DAT
VGA_DDC_CLK
JVGA_VS
LUMA
CRMA
COMP
RED
EDID_DAT_LCDEDID_CLK_LCD
LVDSBC+
LVDSB0+LVDSB0-
LVDSB1+LVDSB1-
LVDSB2+LVDSB2-LVDSA2-
LVDSA2+
LVDSA1-LVDSA1+
LVDSA0+LVDSA0-
ENBKL
DISPOFF#
DISPOFF#
JVGA_HS
LVDSBC-LVDSAC-LVDSAC+
GREEN
BLUE
CRT_R<9>
CRT_G<9>
CRT_B<9>
CARD_VGA_R<17>
CARD_HSYNC<17>
CRT_HSYNC<9>
CRT_VSYNC<9>
CARD_VSYNC<17>
TV_LUMA<9>
TV_CRMA<9>
TV_COMPS<9>
CARD_LUMA<17>
CARD_CRMA<17>
CARD_COMP<17>
CARD_VGA_G<17>
CARD_VGA_B<17>
3VDDCDA<9>3VDDCCL<9>
CARD_DDCDATA<17>
CARD_DDCCLK<17>
EDID_CLK_LCD <9>EDID_DAT_LCD <9>
LVDSB0- <9>
LVDSB1+ <9>
LVDSB0+ <9>
LVDSB1- <9>
LVDSB2- <9>LVDSB2+ <9>
LVDSBC+ <9>
LVDSA2-<9>LVDSA2+<9>
LVDSA1-<9>LVDSA1+<9>
LVDSA0+<9>LVDSA0-<9>
GMCH_LVDDEN<9>
ENBKL <31>
G7X_ENBKL<17>
GMCH_ENBKL<9>
BKOFF#<31>
DAC_BRIG<31>
INVT_PWM<31>
LVDSBC- <9>LVDSAC-<9>LVDSAC+<9>
+5VS
+5VS
+3VS+3VS
+3VS+5VS
+3VS+3VS
+LCDVDD
+3VS
+3VS+LCDVDD
+LCDVDD +5VALW
+3VS
INVPWR_B+B+
INVPWR_B+
+5VS
Title
Size Document Number Rev
Date: Sheet o f
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
HEL80 LA-3161P 0.2
CRT & TVout ConnectorCustom
16 43Thursday, February 23, 2006
2005/10/06 2006/10/06Compal Electronics, Inc.
Pop when with internal graphics
TV-OUT Conn.
CRT Conn.
Pop when with internal graphics
Pop when with internal graphics
VGA I/O PORT Conn.
(60 MIL)
UMA LCD / PANEL Conn.
INVERTER Conn.
Reverse pin 1 to 29
2/09 Add for Compliance Engineering request
R282
0_0402_5%UMA@12
R301 0_0402_5%UMA@ 12
L15
KC FBM-L11-201209-221LMAT_0805@ 1 2
R75 0_0402_5%UMA@ 12
R12 39_0402_5% 1 2
JP40
MOLEX_53780-0790
1234567
R281
100K_0402_5%UMA@1
2
C382
4.7U_0805_10V4ZUMA@
1
2
G
DS
Q22N7002_SOT23
2
13
L40 FCM1608C-121T_06031 2
D12RB751V_SOD323
21
R76 0_0402_5%VGA@ 12
R284
100K_0402_5%
12
R83 0_0402_5%UMA@1 2
C4
0.1U_0402_16V4Z
1
2
R15 39_0402_5% 1 2
R278
300_0402_5%UMA@
12
C381
0.1U_0402_16V4ZUMA@
1
2
R3
150_
0402
_1%
@
12
L37KC FBM-L11-201209-221LMAT_0805UMA@
12
R9
150_
0402
_1%
@
12
R89 0_0402_5%VGA@ 12
C3870.1U_0603_50V4Z
R86 0_0402_5%UMA@1 2
R90 0_0402_5%VGA@ 12
JP6
ACES_87216-2016
11 2 233 4 455 6 677 8 899 10 101111 12 121313 14 141515 16 161717 18 181919 20 20
G121 G2 22
G
D
S
Q152N7002_SOT23UMA@
2
13
C384
4.7U_0805_10V4Z
UMA@
1
2
U1
SN74AHCT1G125DCKR_SC70-5
A2 Y 4OE#
1
G3
P5
C5
0.1U_0402_16V4Z
1
2
R73 0_0402_5%UMA@ 12
R65 0_0402_5%VGA@ 12
R77 0_0402_5%UMA@ 12
R280
4.7K_0402_5%
12
R13
4.7K_0402_5%
12
C53
8
8P_0
402_
50V8
K
@
1
2
R74 0_0402_5%VGA@ 12
U2
SN74AHCT1G125DCKR_SC70-5
A2 Y 4OE#
1
G3
P5
R2
150_
0402
_1%
@
12
R85 0_0402_5%UMA@1 2
G
DS
Q12N7002_SOT23
2
13
L16
KC FBM-L11-201209-221LMAT_0805
1 2
R279
4.7K_0402_5%
12
C3
8P_0
402_
50V8
K
@
1
2
C53
7
8P_0
402_
50V8
K
@
1
2
R300 0_0402_5%UMA@ 12
R4
150_
0402
_1%
@
12
R57 0_0402_5%UMA@12
R110K_0402_5%
1 2
C1
8P_0
402_
50V8
K
@
1
2
R84 0_0402_5%UMA@1 2
C38868P_0402_50V8K
12
R66 0_0402_5%VGA@ 12
R88 0_0402_5%VGA@ 12C
539
8P_0
402_
50V8
K
@
1
2
R302 0_0402_5%UMA@ 12
R94 0_0402_5%VGA@12
R11
150_
0402
_1%
@
12
G
D S
Q13
SI2301BDS_SOT23UMA@
2
1 3
R64 0_0402_5%VGA@ 12
L39 FCM1608C-121T_06031 2
R283
4.7K_0402_5%
12
C2
8P_0
402_
50V8
K@
1
2
R10
150_
0402
_1%
@
12
R78 0_0402_5%VGA@ 12
G
D
S
Q142N7002_SOT23
UMA@
2
13
C383
0.047U_0402_16V7KUMA@
1
2
R91 0_0402_5%VGA@ 12
L41 FCM1608C-121T_06031 2
JP42
ACES_88242-3001
2525
8 8
24 24
4 4
2121
18 1816 16
7799 10 10
33
2929
2323
15151717
55
2727 26 26
20 20
14 141111 12 12
6 6
11 2 2
1919
28 2830 30
1313
22 22
GND131GND232
R14
4.7K_0402_5%
12
D13RB751V_SOD323
21
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
PEG_RXP[0..15]
PEG_RXN[0..15]
PEG_M_TXP[0..15]
PEG_M_TXN[0..15]
PEG_M_TXN12PEG_M_TXP12
PEG_M_TXN14PEG_M_TXP14
PEG_M_TXP0
PEG_M_TXN4PEG_M_TXP4
PEG_M_TXP6PEG_M_TXN6
PEG_M_TXN0
PEG_M_TXP2PEG_M_TXN2
PEG_M_TXP8PEG_M_TXN8
PEG_M_TXP10PEG_M_TXN10
PEG_M_TXP11PEG_M_TXN11
PEG_M_TXN13PEG_M_TXP13
PEG_M_TXN15PEG_M_TXP15
PEG_M_TXN1PEG_M_TXP1
PEG_M_TXP3PEG_M_TXN3
PEG_M_TXN5PEG_M_TXP5
PEG_M_TXN7PEG_M_TXP7
PEG_M_TXN9PEG_M_TXP9
PEG_RXN2PEG_RXP2
PEG_RXP0PEG_RXN0
PEG_RXN4PEG_RXP4
PEG_RXN6PEG_RXP6
PEG_RXP8PEG_RXN8
PEG_RXN10PEG_RXP10
PEG_RXN12
SUSP#
PEG_RXP12
PEG_RXN14PEG_RXP14
PEG_RXN1PEG_RXP1
PEG_RXP3PEG_RXN3
PEG_RXN5PEG_RXP5
PEG_RXN7PEG_RXP7
PEG_RXN9PEG_RXP9
PEG_RXN11PEG_RXP11
PEG_RXN13PEG_RXP13
PEG_RXP15PEG_RXN15
PLT_RST#
G7X_THER_ALERT#
PEG_RXP[0..15] <9>
PEG_M_TXP[0..15] <9>
PEG_M_TXN[0..15] <9>
PEG_RXN[0..15] <9>
CLK_PCIE_VGA<15>CLK_PCIE_VGA#<15>
SUSP# <31,32,33,35,40,41>
CARD_CRMA <16>
CARD_LUMA <16>
CARD_COMP <16>
CARD_VGA_B<16>
CARD_VGA_G<16>
CARD_VGA_R<16>
CARD_HSYNC<16>
CARD_VSYNC<16>
CARD_DDCCLK<16>CARD_DDCDATA<16> G7X_ENBKL <16>
G7X_THER_ALERT# <20>
PLT_RST# <7,18,20,22,26,27,31,35>
+2.5VS+5VS
B+
+1.8VS+3VS +5VS+1.5VS
+2.5VS
+3VS
Title
Size Document Number Rev
Date: Sheet o f
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
HEL80 LA-3161P 0.2
VGA/B connector
17 43Thursday, February 23, 2006
2005/10/06 2006/10/06Compal Electronics, Inc.
MAX. 655mA @ 3.3V
MAX. 130mA @ 2.5V
MAX. 4.06A @ 1.8V
C15
6
0.1U
_040
2_16
V4Z
VGA@1
2
L3 KC FBM-L11-201209-221LMAT_0805VGA@
12
JP7
ACES_88363-08001
1122334455667788991010111112121313141415151616171718181919202021212222232324242525262627272828292930303131323233333434353536363737383839394040
41 4142 4243 4344 4445 4546 4647 4748 4849 4950 5051 5152 5253 5354 5455 5556 5657 5758 5859 5960 6061 6162 6263 6364 6465 6566 6667 6768 6869 6970 7071 7172 7273 7374 7475 7576 7677 7778 7879 7980 80
JP8
ACES_88363-08001
1122334455667788991010111112121313141415151616171718181919202021212222232324242525262627272828292930303131323233333434353536363737383839394040
41 4142 4243 4344 4445 4546 4647 4748 4849 4950 5051 5152 5253 5354 5455 5556 5657 5758 5859 5960 6061 6162 6263 6364 6465 6566 6667 6768 6869 6970 7071 7172 7273 7374 7475 7576 7677 7778 7879 7980 80
C14
3
0.04
7U_0
402_
16V4
Z
VGA@
1
2
C13
2
0.1U
_040
2_16
V4Z
VGA@1
2
C13
3
0.1U
_040
2_16
V4Z
VGA@1
2
C14
2
0.04
7U_0
402_
16V4
Z
VGA@
1
2
C15
7
0.1U
_040
2_16
V4Z
VGA@1
2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
CLK_PCI_ICH
PCI_SERR#
PCI_DEVSEL#PCI_PCIRST#
PCI_CBE#0
PCI_PERR#
PCI_PIRQG#PCI_PIRQB#
PCI_STOP#
PCI_CBE#1
PCI_CBE#3
PCI_PIRQF#PCI_PIRQC#
PCI_REQ2#
PCI_PIRQE#
PCI_FRAME#
PCI_PLOCK#
PCI_IRDY#
PCI_CBE#2
PCI_REQ1#
PCI_REQ0#
PCI_PIRQD#
PCI_PIRQA#
PCI_PAR
PCI_TRDY#
PCI_PIRQH#
PCI_PLTRST#CLK_PCI_ICH
PCI_AD0PCI_AD1PCI_AD2PCI_AD3PCI_AD4PCI_AD5
PCI_AD7PCI_AD6
PCI_AD8PCI_AD9
PCI_AD11PCI_AD10
PCI_AD14PCI_AD15
PCI_AD13PCI_AD12
PCI_AD16PCI_AD17
PCI_AD19PCI_AD18
PCI_AD22PCI_AD23
PCI_AD21PCI_AD20
PCI_AD25PCI_AD24
PCI_AD28PCI_AD29
PCI_AD31PCI_AD30
PCI_AD26PCI_AD27
PCI_TRDY#
PCI_DEVSEL#
PCI_STOP#
PCI_FRAME#
PCI_IRDY#
PCI_PLOCK#
PCI_SERR#
PCI_PERR#
PCI_PIRQC#
PCI_PIRQA#
PCI_PIRQB#
PCI_PIRQD#
PCI_PIRQH#
PCI_PIRQG#
PCI_PIRQF#
PCI_PIRQE#
PCI_REQ0#
PCI_REQ2#
PCI_REQ1#
PCI_GNT2#
PCI_REQ4#
PCI_REQ3#
PCI_PCIRST#
PCI_PLTRST#
PCI_REQ3#
PCI_REQ5#
PCI_REQ4#
PCI_REQ5#
PCI_GNT0#
PCI_PME#
PCI_RST#
PLT_RST#
PCI_AD[0..31]<23,25,30>
PCI_CBE#0 <23,25,30>PCI_CBE#1 <23,25,30>PCI_CBE#2 <23,25,30>PCI_CBE#3 <23,25,30>
PCI_IRDY# <23,25>PCI_PAR <23,25>
PCI_DEVSEL# <23,25>PCI_PERR# <23,25>
PCI_STOP# <23,25>PCI_TRDY# <23,25,30>PCI_FRAME# <23,25,30>
CLK_PCI_ICH <15>
PCI_SERR# <23>
PCI_PME# <31>
PCI_RST# <23,25,30>
PLT_RST# <7,17,20,22,26,27,31,35>
PCI_GNT2# <23>PCI_REQ2# <23>
PCI_PIRQE# <25>
MCH_ICH_SYNC# <7>
PCI_PIRQA#<23>PCI_PIRQB#<23>
PCI_REQ0# <25>PCI_GNT0# <25>
+3VS
+3VS
+3VS
+3VS
Title
Size Document Number Rev
Date: Sheet o f
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
HEL80 LA-3161P 0.2
ICH7-M(1/4)
18 43Thursday, February 23, 2006
2005/10/06 2006/10/06Compal Electronics, Inc.
Place closely pin A9
R371 8.2K_0402_5%
1 2
R343 8.2K_0402_5%
1 2
R361 8.2K_0402_5%
1 2
R366 8.2K_0402_5%
1 2
R362 8.2K_0402_5%
1 2
C46010P_0402_50V8K
@
1
2
R345 8.2K_0402_5%
1 2
R346 8.2K_0402_5%
1 2
R377 8.2K_0402_5%
1 2
U27
NC7SZ08P5X_NL_SC70-5@
B2
A1 Y 4
P5
G3
R35110_0402_5%
@ 12
R347 8.2K_0402_5%
1 2
R340 8.2K_0402_5%
1 2
R375 8.2K_0402_5%
1 2
R367 8.2K_0402_5%
1 2
R335 8.2K_0402_5%
1 2
R350 8.2K_0402_5%
1 2
R352 8.2K_0402_5%
1 2
R357 8.2K_0402_5%
1 2
R342 8.2K_0402_5%
1 2
R332 0_0402_5% 12
R311 0_0402_5% 12
R341 8.2K_0402_5%
1 2
R360 8.2K_0402_5%
1 2
R358 8.2K_0402_5%
1 2
Interrupt I/F
PCI
MISC
U4B
ICH7_BGA652~D
FRAME# F16
GPIO17 / GNT5# D8
TRDY# F14STOP# F15
GPIO2 / PIRQE# G8GPIO3 / PIRQF# F7GPIO4 / PIRQG# F8GPIO5 / PIRQH# G7
C/BE0# B15C/BE1# C12C/BE2# D12C/BE3# C15
IRDY# A7PAR E10
PCIRST# B18DEVSEL# A12
PERR# C9PLOCK# E11
SERR# B10
PIRQC#C5
RSVD[4]AH4
PIRQA#A3
RSVD[5]AD9
RSVD[2]AD5RSVD[3]AG4
PIRQB#B4
PIRQD#B5
RSVD[1]AE5
REQ0# D7GNT0# E7REQ1# C16GNT1# D16REQ2# C17GNT2# D17REQ3# E13GNT3# F13
REQ4# / GPIO22 A13GNT4# / GPIO48 A14GPIO1 / REQ5# C8
AD0E18AD1C18AD2A16AD3F18AD4E16AD5A18AD6E17AD7A17AD8A15AD9C14AD10E14AD11D14AD12B12AD13C13AD14G15AD15G13AD16E12AD17C11AD18D11AD19A11AD20A10AD21F11AD22F10AD23E9AD24D9AD25B9AD26A8AD27A6AD28C7AD29B6AD30E6AD31D6
RSVD[6] AE9RSVD[7] AG8RSVD[8] AH8RSVD[9] F21
MCH_SYNC# AH20
PLTRST# C26PCICLK A9
PME# B19
R337 8.2K_0402_5%
1 2
U26
NC7SZ08P5X_NL_SC70-5@
B2
A1 Y 4
P5
G3
R344 8.2K_0402_5%
1 2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
ICH_INTVRMEN
PD_D14PD_D15
PD_D13
PD_D10
PD_D12PD_D11
PD_D9
PD_D6
PD_D8PD_D7
PD_D4PD_D5
PD_D3PD_D2
PD_D0PD_D1
LPC_AD0
LPC_AD3LPC_AD2LPC_AD1
THRMTRIP_ICH#
DPRSLP#
ICH_RTCX1
H_CPUSLP_R#
PD_IORDYPD_IRQ
PSATA_ITX_DRX_P0_CPSATA_ITX_DRX_N0_CPSATA_IRX_DTX_P0_CPSATA_IRX_DTX_N0_C
PSATA_ITX_DRX_P0_C
PSATA_ITX_DRX_N0_C
PSATA_ITX_DRX_P0
PSATA_ITX_DRX_N0
ICH_RTCX2
ICH_AC_SYNC_R
ICH_AC_RST_R#
ICH_AC_BITCLK_R
ICH_AC_SDOUT_R
ICH_AC_RST_R#
ICH_AC_SYNC_R
BATT1.1
SATA_LED#
SM_INTRUDER#
ICH_RTCRST#
ICH_AC_SDOUT_R
PD_D[0..15]
ICH_AC_BITCLK_R
ICH_AC_SDIN1ICH_AC_SDIN0
SATA_LED#
CLK_PCIE_SATA#CLK_PCIE_SATA
PD_IOR#PD_IOW#PD_DACK#
PD_IORDYPD_IRQ
PD_DREQ
PD_CS#1
PD_A1PD_A2
PD_CS#3
PD_A0
LPC_FRAME#
LPC_DRQ#0
H_FERR#
H_A20M#
H_INIT#
H_IGNNE#
H_INTR
H_SMI#H_NMI
H_STPCLK#
H_DPSLP#
H_PWRGOOD
GATEA20
KB_RST#
H_DPSLP#
H_DPRSTP#
PSATA_IRX_DTX_P2_CPSATA_IRX_DTX_N2_C
PSATA_IRX_DTX_P2_C
PSATA_IRX_DTX_N2_C
LPC_AD[0..3] <30,31,35>
H_DPSLP# <4>
H_FERR# <4>
H_PWRGOOD <4>
H_INIT# <4>H_INTR <4>
H_SMI# <4>H_NMI <4>
H_STPCLK# <4>
GATEA20 <31>
KB_RST# <31>
H_THERMTRIP# <4,7>
LPC_DRQ#0 <30>
LPC_FRAME# <30,31,35>
PD_DACK#<22>PD_IOW#<22>PD_IOR#<22>
PD_IORDY<22>PD_IRQ<22>
PD_DREQ <22>
H_DPRSTP# <4,42>
PSATA_ITX_DRX_N0<22>
PSATA_ITX_DRX_P0<22>
PSATA_IRX_DTX_N0_C<22>PSATA_IRX_DTX_P0_C<22>
CLK_PCIE_SATA<15>
ICH_BITCLK_MDC<27>ICH_SYNC_MDC<27>
ICH_AC_SDIN0<28>ICH_AC_SDIN1<27>
ICH_RST_MDC#<27>
ICH_SDOUT_MDC<27>
ICH_SDOUT_AUDIO<28>
ICH_SYNC_AUDIO<28>
ICH_BITCLK_AUDIO<28>
ICH_RST_AUDIO#<28>
SATA_LED#<34>
H_CPUSLP# <4,7>
PD_CS#1 <22>PD_CS#3 <22>
PD_A1 <22>PD_A0 <22>
PD_A2 <22>
PD_D[0..15] <22>
CLK_PCIE_SATA#<15>
H_A20M# <4>
H_IGNNE# <4>
+RTCVCC
+VCCP+3VS
+3VS
+3VS
+VCCP
+RTCVCC
+CHGRTC
+RTCVCC
+VCCP
Title
Size Document Number Rev
Date: Sheet o f
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
HEL80 LA-3161P 0.2
ICH7-M(2/4)Custom
19 43Thursday, February 23, 2006
2005/10/06 2006/10/06Compal Electronics, Inc.
Close to U7
+ -W=20mils
SATA_RXn/p need tie to ground when SATA port no used
12/12 Added
R32510K_0402_5%
12
R32456_0402_5%
12
R387 39_0402_5%
1 2
R531 1K_0402_5% 1 2
R310 0_0402_5%@ 12
R3388.2K_0402_5%
12
R38939_0402_5%
1 2
R532 1K_0402_5% 1 2
J1 JOPEN@12
C21518P_0402_50V8J
12
C479 3900P_0402_50V7K 1 2
BATT1
ML1220T13RE45@
1 2
R353 39_0402_5%
1 2
R35439_0402_5%
1 2
R125
56_0402_5%@
1 2
R319 0_0402_5%
12
R376 39_0402_5%
1 2
R386 39_0402_5%
1 2
C240
0.1U_0402_16V4Z
1
2
R34824.9_0402_1%
1 2
R124
56_0402_5%@
1 2
C21418P_0402_50V8J
12
R373 332K_0402_1%
1 2
R32810K_0402_5%
12
R38539_0402_5%
1 2
R13
910
M_0
402_
5%
12
R3394.7K_0402_5%
12
R31356_0402_5%
12
RTC
LAN
SATA
AC-97/AZALIA
LPC
CPU
IDE
U4A
ICH7_BGA652~D
RTXC1AB1RTCX2AB2
RTCRST#AA3
INTVRMENW4INTRUDER#Y5
EE_CSW1EE_SHCLKY1EE_DOUTY2EE_DINW3
LAN_CLKV3
LAN_RSTSYNCU3
LAN_RXD0U5LAN_RXD1V4LAN_RXD2T5
LAN_TXD0U7LAN_TXD1V6LAN_TXD2V7
ACZ_BCLKU1ACZ_SYNCR6
ACZ_RST#R5
ACZ_SDIN0T2ACZ_SDIN1T3ACZ_SDIN2T1
ACZ_SDOUTT4
SATALED#AF18
SATA0RXNAF3SATA0RXPAE3SATA0TXNAG2SATA0TXPAH2
SATA2RXNAF7SATA2RXPAE7SATA2TXNAG6SATA2TXPAH6
SATA_CLKNAF1SATA_CLKPAE1
SATARBIASNAH10SATARBIASPAG10
IORDYAG16IDEIRQAH16DDACK#AF16DIOW#AH15DIOR#AF15
LAD0 AA6LAD1 AB5LAD2 AC4LAD3 Y6
LDRQ0# AC3LDRQ1# / GPIO23 AA5
LFRAME# AB3
A20GATE AE22A20M# AH28
CPUSLP# AG27
TP1 / DPRSTP# AF24TP2 / DPSLP# AH25
FERR# AG26
GPIO49 / CPUPWRGD AG24
IGNNE# AG22INIT3_3V# AG21
INIT# AF22INTR AF25
RCIN# AG23
SMI# AF23NMI AH24
STPCLK# AH22
THERMTRIP# AF26
DA0 AH17DA1 AE17DA2 AF17
DCS1# AE16DCS3# AD16
DD0 AB15DD1 AE14DD2 AG13DD3 AF13DD4 AD14DD5 AC13DD6 AD12DD7 AC12DD8 AE12DD9 AF12
DD10 AB13DD11 AC14DD12 AF14DD13 AH13DD14 AH14DD15 AC15
DDREQ AE15
C480 3900P_0402_50V7K 1 2
R36920K_0402_5%
1 2
D2
BAS40-04_SOT23
1
2
3
R364 1M_0402_5%
1 2
R33410K_0402_5%
12
R31224.9_0402_1%
1 2
R38839_0402_5%
1 2
C4841U_0603_10V4Z 1 2
Y2
32.768KHZ_12.5P_1TJS125BJ2A251
OUT 4
IN 1
NC3
NC2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
LINKALERT#
OCP#
SIRQ
PCI_CLKRUN#
EC_THERM#
CLK_48M_ICH
PM_BMBUSY#
CLK_14M_ICH
H_STP_CPU#
VGATE
SLP_S3#ITP_DBRESET#
CLK_48M_ICH
CLK_14M_ICHICH_RI#
SIRQ
SLP_S5#OCP#
PCI_CLKRUN#
ICH_SMBCLK
SB_SPKR
LINKALERT#
H_STP_PCI#
ICH_SMLINK0ICH_SMLINK1
PBTN_OUT#
ICH_SUSCLK
DMI_TXN3
DMI_TXN0
USBRBIAS
DMI_TXP1
USB_OC#2
DMI_TXP2
USB_OC#3
DMI_TXN1
DMI_RXN1
USB_OC#1
DMI_TXP3
DMI_RXP1
USB_OC#7
DMI_RXN3
CLK_PCIE_ICH
DMI_RXN2
DMI_RXN0
DMI_TXP0
DMI_RXP3
CLK_PCIE_ICH#
DMI_TXN2
DMI_RXP0
DMI_RXP2
USB20_N0USB20_P0
USB20_N3USB20_P3USB20_N4USB20_P4USB20_N5USB20_P5
DMI_IRCOMP
ICH_PCIE_WAKE#
EC_RSMRST#
USB_OC#0
EC_SCI#
USB_OC#5
EC_LID_OUT#
SPI_CS#
SPI_MISO
ICH_SMBDATA
SPI_MISO
SPI_CS# ICH_LOW_BAT#
EC_SMI#
ITP_DBRESET#SUS_STAT#
SPI_MOSI
SLP_S4#
IDERST_CD#
USB20_N2USB20_P2
SATAREQ#
USB_OC#7
USB_OC#5USB_OC#6
USB_OC#0
USB_OC#1
USB_OC#2USB_OC#3
EC_FLASH#
PLT_RST#
USB_OC#6
USB20_N6USB20_P6
USB20_P1USB20_N1
USB20_N7USB20_P7
G7X_THER_ALERT#
G7X_THER_ALERT#
SPI_MOSI
ICH_PCIE_WAKE#
ICH_LOW_BAT#
PCIE_RXP1
PCIE_C_TXP1
PCIE_RXN1
PCIE_C_TXN1
PCIE_RXP3
PCIE_C_TXP3
PCIE_RXN3
PCIE_C_TXN3
PCIE_RXP4
PCIE_C_TXP4
PCIE_RXN4
PCIE_C_TXN4
H_STP_PCI#<15>H_STP_CPU#<15>
SB_SPKR<28>
PM_BMBUSY#<7>
EC_THERM#<31>
VGATE<15,31,42>
SLP_S3# <31>
DPRSLPVR <7,42>
DMI_RXN0 <7>DMI_RXP0 <7>DMI_TXN0 <7>DMI_TXP0 <7>
DMI_RXN1 <7>DMI_RXP1 <7>DMI_TXN1 <7>DMI_TXP1 <7>
DMI_RXN2 <7>DMI_RXP2 <7>DMI_TXN2 <7>DMI_TXP2 <7>
DMI_RXN3 <7>DMI_RXP3 <7>DMI_TXN3 <7>DMI_TXP3 <7>
CLK_PCIE_ICH# <15>CLK_PCIE_ICH <15>
EC_RSMRST# <31>
PBTN_OUT# <31>
ICH_POK <7,31>
CLK_48M_ICH <15>CLK_14M_ICH <15>
USB20_N3 <33>USB20_P3 <33>USB20_N4 <29>USB20_P4 <29>USB20_N5 <33>USB20_P5 <33>
USB20_N0 <34>USB20_P0 <34>
ITP_DBRESET#<4>
OCP#<4>
USB_OC#0<34>
EC_SCI# <31>
EC_LID_OUT# <31>
ICH_SMBDATA<15,27,35>ICH_SMBCLK<15,27,35>
PCI_CLKRUN#<31,35>
ICH_PCIE_WAKE#<26,27,35>
EC_SMI#<31>
IDERST_CD#<22>
USB20_N2 <29>USB20_P2 <29>
USB_OC#2<34>
SATAREQ# <15>EC_FLASH# <32>
USB20_N6 <35>USB20_P6 <35>
PLT_RST# <7,17,18,22,26,27,31,35>
USB20_P1 <27>USB20_N1 <27>
SB_INT_FLASH_SEL <32>
USB20_N7 <27>USB20_P7 <27>
G7X_THER_ALERT# <17>
SLP_S4# <31>SLP_S5# <31>
SUS_STAT#<35>
SIRQ<23,30,31,35>
PCIE_RXN1<27>
PCIE_TXN1<27>PCIE_TXP1<27>
PCIE_RXP1<27>
PCIE_RXN3<26>
PCIE_TXN3<26>PCIE_TXP3<26>
PCIE_RXP3<26>
PCIE_RXN4<35>
PCIE_TXN4<35>PCIE_TXP4<35>
PCIE_RXP4<35>
ACIN <31,36>
+3VALW
+3VALW
+3VS
+3VALW+3VALW
+1.5VS
+3VALW
+3VALW
+3VALW
Title
Size Document Number Rev
Date: Sheet o f
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
HEL80 LA-3161P 0.2
ICH7-M(3/4)Custom
20 43Thursday, February 23, 2006
2005/10/06 2006/10/06Compal Electronics, Inc.
Place closely pin B2 Place closely pin AC1
Within 500 mils
Within 500 mils
Need update symbol
2/13 Add feature:Pull high for pure IDE interfacePull low for SATA interface
RP14
10K_1206_8P4R_5%
1 82 73 64 5
PCI-EXPRESS
DIRECT MEDIA INTERFACE
USB
SPI
U4D
ICH7_BGA652~D
SPI_CLKR2SPI_CS#P6SPI_ARBP1
SPI_MOSIP5SPI_MISOP2
DMI0RXN V26DMI0RXP V25DMI0TXN U28DMI0TXP U27
DMI1RXN Y26DMI1RXP Y25DMI1TXN W28DMI1TXP W27
DMI2RXN AB26DMI2RXP AB25DMI2TXN AA28DMI2TXP AA27
DMI3RXN AD25DMI3RXP AD24DMI3TXN AC28DMI3TXP AC27
DMI_CLKN AE28DMI_CLKP AE27
DMI_ZCOMP C25DMI_IRCOMP D25
PERn1F26PERp1F25PETn1E28PETp1E27
PERn2H26PERp2H25PETn2G28PETp2G27
PERn3K26PERp3K25PETn3J28PETp3J27
PERn4M26PERp4M25PETn4L28PETp4L27
PERn5P26PERp5P25PETn5N28PETp5N27
PERn6T25PERp6T24PETn6R28PETp6R27
OC0#D3OC1#C4OC2#D5OC3#D4OC4#E5OC5# / GPIO29C3OC6# / GPIO30A2OC7# / GPIO31B3
USBP0N F1USBP0P F2USBP1N G4USBP1P G3USBP2N H1USBP2P H2USBP3N J4USBP3P J3USBP4N K1USBP4P K2USBP5N L4USBP5P L5USBP6N M1USBP6P M2USBP7N N4USBP7P N3
USBRBIAS# D2USBRBIAS D1
R316
10K_0402_5%
12
C4360.1U_0402_10V7K
12
T40 PAD
R38110_0402_5%@
12
R38010_0402_5%@
12
T36 PAD
R32910K_0402_5% 1 2
R3338.2K_0402_5%
1 2
R37910K_0402_5%@1 2
R314 24.9_0402_1%
1 2
R550
10K_0402_5%PATA@
12
R3278.2K_0402_5%
12
R382 22.6_0402_1% 1 2
R95 100_0402_5%
1 2
R3212.2K_0402_5%
12
C4320.1U_0402_10V7K
12
R551
10K_0402_5%SATA@
12
R336100_0402_5%
1 2
C4390.1U_0402_10V7K
12
R32610K_0402_5% 1 2
T43 PAD
R3301K_0402_5%
1 2
C4230.1U_0402_10V7K
12
C47410P_0402_50V8K@
1
2
R374 10K_0402_5%
1 2
RP13
10K_1206_8P4R_5%
1 82 73 64 5
T32 PAD
T38 PAD
R372 10K_0402_5% 1 2
R36810K_0402_5%@1 2
T33 PAD
T39 PAD
C48310P_0402_50V8K@
1
2
T44 PAD
SATA
POWER MGT
SYS
SMB
GPIO
Clocks
GPIO
GPIO
U4C
ICH7_BGA652~D
RI#A28
SPKRA19
SYS_RST#A22 SUS_STAT#A27
GPIO0 / BM_BUSY#AB18
GPIO26A21
GPIO27B21GPIO28E23
GPIO32 / CLKRUN#AG18
GPIO33 / AZ_DOCK_EN#AC19GPIO34 / AZ_DOCK_RST#U2
VRMPWRGDAD22
GPIO11 / SMBALERT#B23
SUSCLK C20
SLP_S3# B24SLP_S4# D23SLP_S5# F22
PWROK AA4
GPIO16 / DPRSLPVR AC22
TP0 / BATLOW# C21
PWRBTN# C23
LAN_RST# C19
RSMRST# Y4
GPIO21 / SATA0GP AF19GPIO19 / SATA1GP AH18GPIO36 / SATA2GP AH19GPIO37 / SATA3GP AE19
CLK14 AC1CLK48 B2
GPIO9 E20GPIO10 A20GPIO12 F19GPIO13 E19GPIO14 R4GPIO15 E22GPIO24 R3GPIO25 D20
GPIO35 / SATAREQ# AD21GPIO38 AD20GPIO39 AE20
SMBCLKC22SMBDATAB22LINKALERT#A26SMLINK0B25SMLINK1A25
GPIO18 / STPPCI#AC20GPIO20 / STPCPU#AF21
WAKE#F20SERIRQAH21THRM#AF20
GPIO6AC21GPIO7AC18GPIO8E21
T37 PAD
R31810K_0402_5% 1 2
R32210K_0402_5% 1 2
T31 PAD
T46 PAD
R3312.2K_0402_5%
1
2
R32310K_0402_5% 1 2
R35910K_0402_5%@1 2
R317
10K_0402_5%
12
C4350.1U_0402_10V7K
12
R3098.2K_0402_5%
1 2
C4240.1U_0402_10V7K
12
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
ICH_K7
ICH_V5REF_SUS
ICH_AA2
ICH_G20ICH_C28
ICH_Y7
ICH_V5REF_SUS
+1.5VS_DMIPLL
ICH_V5REF_RUN
ICH_V5REF_RUN
+1.5VS
+RTCVCC
+3VALW
+1.5VS
+1.5VS
+3VS+5VS
+3VALW+5VALW
+1.5VS
+3VS
+3VS
+3VALW
+1.5VS
+1.5VS
+1.5VS_DMIPLLR
+3VS
+1.5VS
+VCCP
+3VALW
+1.5VS
+3VS
+VCCP
+3VALW
+3VALW
+1.5VS_DMIPLL
+3VS
Title
Size Document Number Rev
Date: Sheet o f
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
HEL80 LA-3161P 0.2
ICH7-M(4/4)Custom
21 43Thursday, February 23, 2006
2005/10/06 2006/10/06Compal Electronics, Inc.
Place close pinD28,T28,AD28.
Place close pin AG28 within 100mlis.
Place close pin AH5.
Place close pin AH9.
Place close pin G10 or AD17
Place close pin V1
Place close pin A1
Place close pin L1 & K3
Place close pinA5, B7 & C10
Place close pin AH26
C476
0.1U_0402_16V4Z
1
2
R3080.5_0603_1%
1 2
C469
0.1U_0402_16V4Z
1
2
C473
0.1U_0402_16V4Z
1
2
U4E
ICH7_BGA652~D
VSS[0]A4VSS[1]A23VSS[2]B1VSS[3]B8VSS[4]B11VSS[5]B14VSS[6]B17VSS[7]B20VSS[8]B26VSS[9]B28VSS[10]C2VSS[11]C6VSS[12]C27VSS[13]D10VSS[14]D13VSS[15]D18VSS[16]D21VSS[17]D24VSS[18]E1VSS[19]E2VSS[21]E4VSS[22]E8VSS[23]E15VSS[24]F3VSS[25]F4VSS[26]F5VSS[27]F12VSS[28]F27VSS[29]F28VSS[30]G1VSS[31]G2VSS[32]G5VSS[33]G6VSS[34]G9VSS[35]G14VSS[36]G18VSS[37]G21VSS[38]G24VSS[39]G25VSS[40]G26VSS[41]H3VSS[42]H4VSS[43]H5VSS[44]H24VSS[45]H27VSS[46]H28VSS[47]J1VSS[48]J2VSS[49]J5VSS[50]J24VSS[51]J25VSS[52]J26VSS[53]K24VSS[54]K27VSS[55]K28VSS[56]L13VSS[57]L15VSS[58]L24VSS[59]L25VSS[60]L26VSS[61]M3VSS[62]M4VSS[63]M5VSS[64]M12VSS[65]M13VSS[66]M14VSS[67]M15VSS[68]M16VSS[69]M17VSS[70]M24VSS[71]M27VSS[72]M28VSS[73]N1VSS[74]N2VSS[75]N5VSS[76]N6VSS[77]N11VSS[78]N12VSS[79]N13VSS[80]N14VSS[81]N15VSS[82]N16VSS[83]N17VSS[84]N18VSS[85]N24VSS[86]N25VSS[87]N26VSS[88]P3VSS[89]P4VSS[90]P12VSS[91]P13VSS[92]P14VSS[93]P15VSS[94]P16VSS[95]P17VSS[96]P24VSS[97]P27
VSS[98] P28VSS[99] R1
VSS[100] R11VSS[101] R12VSS[102] R13VSS[103] R14VSS[104] R15VSS[105] R16VSS[106] R17VSS[107] R18VSS[108] T6VSS[109] T12VSS[110] T13VSS[111] T14VSS[112] T15VSS[113] T16VSS[114] T17VSS[115] U4VSS[116] U12VSS[117] U13VSS[118] U14VSS[119] U15VSS[120] U16VSS[121] U17VSS[122] U24VSS[123] U25VSS[124] U26VSS[125] V2VSS[126] V13VSS[127] V15VSS[128] V24VSS[129] V27VSS[130] V28VSS[131] W6VSS[132] W24VSS[133] W25VSS[134] W26VSS[135] Y3VSS[136] Y24VSS[137] Y27VSS[138] Y28VSS[139] AA1VSS[140] AA24VSS[141] AA25VSS[142] AA26VSS[143] AB4VSS[144] AB6VSS[145] AB11VSS[146] AB14VSS[147] AB16VSS[148] AB19VSS[149] AB21VSS[150] AB24VSS[151] AB27VSS[152] AB28VSS[153] AC2VSS[154] AC5VSS[155] AC9VSS[156] AC11VSS[157] AD1VSS[158] AD3VSS[159] AD4VSS[160] AD7VSS[161] AD8VSS[162] AD11VSS[163] AD15VSS[164] AD19VSS[165] AD23VSS[166] AE2VSS[167] AE4VSS[168] AE8VSS[169] AE11VSS[170] AE13VSS[171] AE18VSS[172] AE21VSS[173] AE24VSS[174] AE25VSS[175] AF2VSS[176] AF4VSS[177] AF8VSS[178] AF11VSS[179] AF27VSS[180] AF28VSS[181] AG1VSS[182] AG3VSS[183] AG7VSS[184] AG11VSS[185] AG14VSS[186] AG17VSS[187] AG20VSS[188] AG25VSS[189] AH1VSS[190] AH3VSS[191] AH7VSS[192] AH12VSS[193] AH23VSS[194] AH27
C467
0.1U_0402_16V4Z
1
2
C445
0.1U_0402_16V4Z
1
2
R365
10_0402_5%
12
C478
0.1U_0402_16V4Z
1
2
C46
80.
1U_0
402_
16V4
Z
1
2
T35PAD
+ C447
220U_D2_2VMR15
1
2
C464
0.1U_0402_16V4Z
1
2
+C420
220U_D2_2VMR15
1
2
C42
110
U_0
805_
10V4
Z
1
2
C45
2
0.1U
_040
2_16
V4Z
1
2
D24
RB751V_SOD323
21
C43
00.
01U
_040
2_16
V7K
1
2
C46
60.
1U_0
402_
16V4
Z
1
2
C458
0.1U_0402_16V4Z
1
2C434
0.1U_0402_16V4Z
1
2
C448
0.1U_0402_16V4Z
1
2
R355
100_0402_5%
12
C4564.7U_0805_10V4Z
1 2
C459
1U_0603_10V4Z
1
2
C450
0.1U_0402_16V4Z
1 2
C429
0.1U_0402_16V4Z
1
2
C465
0.1U_0402_16V4Z
1
2
T42PAD
C461
1U_0603_10V4Z
1
2
C444 0.1U_0402_16V4Z
1 2
C454
0.1U_0402_16V4Z
1
2C457
0.1U_0402_16V4Z
1
2
C44
60.
1U_0
402_
16V4
Z
1
2
C470
0.1U_0402_16V4Z
1
2
U4F
ICH7_BGA652~D
V5REF[1]G10
V5REF[2]AD17
V5REF_SusF6
Vcc1_5_B[1]AA22Vcc1_5_B[2]AA23Vcc1_5_B[3]AB22Vcc1_5_B[4]AB23Vcc1_5_B[5]AC23Vcc1_5_B[6]AC24Vcc1_5_B[7]AC25Vcc1_5_B[8]AC26Vcc1_5_B[9]AD26Vcc1_5_B[10]AD27Vcc1_5_B[11]AD28Vcc1_5_B[12]D26Vcc1_5_B[13]D27Vcc1_5_B[14]D28Vcc1_5_B[15]E24Vcc1_5_B[16]E25Vcc1_5_B[17]E26Vcc1_5_B[18]F23Vcc1_5_B[19]F24Vcc1_5_B[20]G22Vcc1_5_B[21]G23Vcc1_5_B[22]H22Vcc1_5_B[23]H23Vcc1_5_B[24]J22Vcc1_5_B[25]J23Vcc1_5_B[26]K22Vcc1_5_B[27]K23Vcc1_5_B[28]L22Vcc1_5_B[29]L23Vcc1_5_B[30]M22Vcc1_5_B[31]M23Vcc1_5_B[32]N22Vcc1_5_B[33]N23Vcc1_5_B[34]P22Vcc1_5_B[35]P23Vcc1_5_B[36]R22Vcc1_5_B[37]R23Vcc1_5_B[38]R24Vcc1_5_B[39]R25
Vcc1_5_B[41]T22Vcc1_5_B[42]T23Vcc1_5_B[43]T26Vcc1_5_B[44]T27Vcc1_5_B[45]T28Vcc1_5_B[46]U22Vcc1_5_B[47]U23Vcc1_5_B[48]V22Vcc1_5_B[49]V23Vcc1_5_B[50]W22
Vcc1_5_B[52]Y22Vcc1_5_B[53]Y23
Vcc1_5_B[51]W23
Vcc1_5_B[40]R26
Vcc3_3[1]B27
VccDMIPLLAG28
VccSATAPLLAD2
Vcc3_3[2]AH11
Vcc1_05[1] L11Vcc1_05[2] L12Vcc1_05[3] L14Vcc1_05[4] L16
Vcc1_05[6] L18Vcc1_05[5] L17
Vcc1_05[7] M11Vcc1_05[8] M18Vcc1_05[9] P11
Vcc1_05[10] P18Vcc1_05[11] T11Vcc1_05[12] T18Vcc1_05[13] U11Vcc1_05[14] U18Vcc1_05[15] V11Vcc1_05[16] V12Vcc1_05[17] V14Vcc1_05[18] V16Vcc1_05[19] V17Vcc1_05[20] V18
Vcc3_3 / VccHDA U6
VccSus3_3/VccSusHDA R7
V_CPU_IO[1] AE23V_CPU_IO[2] AE26V_CPU_IO[3] AH26
Vcc3_3[3] AA7Vcc3_3[4] AB12Vcc3_3[5] AB20Vcc3_3[6] AC16Vcc3_3[7] AD13Vcc3_3[8] AD18Vcc3_3[9] AG12
Vcc3_3[10] AG15Vcc3_3[11] AG19
Vcc3_3[12] A5
Vcc3_3[14] B16Vcc3_3[15] B7Vcc3_3[16] C10
Vcc3_3[13] B13
Vcc3_3[17] D15Vcc3_3[18] F9Vcc3_3[19] G11Vcc3_3[20] G12
VccRTC W5
VccSus3_3[1] P7
VccSus3_3[2] A24
VccSus3_3[4] D19VccSus3_3[5] D22VccSus3_3[6] G19
VccSus3_3[3] C24
VccSus3_3[7] K3VccSus3_3[8] K4VccSus3_3[9] K5
VccSus3_3[10] K6VccSus3_3[11] L1
Vcc1_5_A[19] AB17Vcc1_5_A[20] AC17
Vcc1_5_A[21] T7Vcc1_5_A[22] F17Vcc1_5_A[23] G17
Vcc1_5_A[24] AB8Vcc1_5_A[25] AC8
VccSus1_05[1] K7
Vcc1_5_A[1]AB7Vcc1_5_A[2]AC6Vcc1_5_A[3]AC7Vcc1_5_A[4]AD6Vcc1_5_A[5]AE6Vcc1_5_A[6]AF5Vcc1_5_A[7]AF6Vcc1_5_A[8]AG5Vcc1_5_A[9]AH5
Vcc1_5_A[10]AB10Vcc1_5_A[11]AB9Vcc1_5_A[12]AC10Vcc1_5_A[13]AD10Vcc1_5_A[14]AE10Vcc1_5_A[15]AF10Vcc1_5_A[16]AF9Vcc1_5_A[17]AG9Vcc1_5_A[18]AH9
VccSus3_3[19]E3
VccUSBPLLC1
VccSus1_05/VccLAN1_05[1]AA2VccSus1_05/VccLAN1_05[2]Y7
VccSus3_3/VccLAN3_3[1]V5VccSus3_3/VccLAN3_3[2]V1VccSus3_3/VccLAN3_3[3]W2VccSus3_3/VccLAN3_3[4]W7
Vcc3_3[21] G16
VccSus3_3[12] L2VccSus3_3[13] L3VccSus3_3[14] L6VccSus3_3[15] L7VccSus3_3[16] M6VccSus3_3[17] M7VccSus3_3[18] N7
VccSus1_05[2] C28VccSus1_05[3] G20
Vcc1_5_A[26] A1Vcc1_5_A[27] H6Vcc1_5_A[28] H7Vcc1_5_A[29] J6Vcc1_5_A[30] J7
C453
0.1U_0402_16V4Z
1
2
R305
0_0603_5%
1 2
T45 PAD
C47
2
0.1U
_040
2_16
V4Z
1
2
D23
RB751V_SOD323
21
C425
0.1U_0402_16V4Z
1
2
C455
0.1U_0402_16V4Z
1
2
C4490.1U_0402_16V4Z
1 2
C481
0.1U_0402_16V4Z
1
2
C43
30.
1U_0
402_
16V4
Z
1
2
T16PAD
T41 PAD
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
PD_A2PD_CS#1
PD_DREQ
PD_D[0..15]
PD_A0PD_CS#3
PD_A1PD_IRQ
PD_IOW#PD_IORDY
PD_IOR#
PD_DACK#
PD_DIAG#
PRI_CSEL
PD_D14PD_D15
PD_D13
PD_D10
PD_D12PD_D11
PD_D9PD_D6
PD_D8PD_D7
PD_D4PD_D5
PD_D3PD_D2
PD_D0PD_D1
PD_A[0..2]
PIDE_INTRQ
PIDE_DIORDYPIDE_DMACK#
PIDE_DIOR#PIDE_DIOW#PIDE_DREQPIDE_R_RESET#
T3
T6
T2
PIDE_DD14
PIDE_DD11
PIDE_DD0
PIDE_DD12PIDE_DD13
PIDE_DD15
PIDE_DD2PIDE_DD3
PIDE_DD1
SATA_XTALI
PIDE_DD5PIDE_DD6
PIDE_DD8
PIDE_DD4
PIDE_DD7
PIDE_DD9PIDE_DD10
PIDE_DA0
SATA_XTALO
PIDE_CS1#
PIDE_DA1
PIDE_CS0#PIDE_DA2
SATA_DTX_IRX_N0SATA_DTX_IRX_P0
PSATA_ITX_DRX_P0PSATA_ITX_DRX_N0
+1.8VS_VDDA
SATA_RESET#
T0
PIDE_CS0#PIDE_CS1#
PIDE_RESET#
PIDE_DREQ
PIDE_DMACK#
PIDE_DIOR#PIDE_DIORDY
PIDE_DIOW#
PIDE_DD10PIDE_DD11
PIDE_DD13
PIDE_DD9
PIDE_DD15
PIDE_DD8
PIDE_DD12
PCSEL
PIDE_DD14
PIDE_DA2PIDE_PDIAG#
PIDE_DD6PIDE_DD5
PIDE_DD2
PIDE_DD4
PIDE_DD7
PIDE_DD3
PIDE_LED#
PIDE_DA0
PIDE_DD0
PIDE_DA1
SATA_RESET#
IDE_RST#PLT_RST#
IDERST_CD#
PSATA_ITX_DRX_N0
SATA_DTX_IRX_P0SATA_DTX_IRX_N0
PSATA_ITX_DRX_P0
SATA_DTX_R_IRX_P0
SATA_ITX_C_R_DRX_N0
SATA_DTX_R_IRX_N0
SATA_ITX_C_R_DRX_P0
PSATA_IRX_DTX_N0_C
SATA_DTX_IRX_P0PSATA_IRX_DTX_P0_C
SATA_DTX_IRX_N0
R_PIDE_PDIAG# PD_DIAG#
R_PIDE_DD2 PD_D2
R_PIDE_DD12 PD_D12
R_PIDE_DD3 PD_D3
R_PIDE_DD11 PD_D11
R_PIDE_DD9
R_PIDE_DD5
R_PIDE_DD4
R_PIDE_DD10
PD_D9
PD_D4
PD_D10
PD_D5
R_PIDE_DD8
R_PIDE_DD7
R_PIDE_DD6
R_PIDE_RESET#
PD_D8
PD_D7
PD_D6
IDE_RST#
R_PIDE_DD13
R_PIDE_DD0
R_PIDE_DD14
R_PIDE_DD1
PD_D13
PD_D0
PD_D14
PD_D1
R_PIDE_DA0
R_PIDE_CS0#
R_PIDE_CS1#
R_PIDE_DA2
PD_A0
PD_A2
PD_CS#3
PD_CS#1
R_PIDE_DIOW#
R_PIDE_DREQ
R_PIDE_DIOR#
R_PIDE_DD15 PD_D15
PD_IOR#
PD_IOW#
PD_DREQ
R_PIDE_INTRQ
R_PIDE_DMACK#
R_PIDE_DA1
R_PIDE_DIORDY
PD_A1
PD_IRQ
PD_DACK#
PD_IORDY
FGND
ATAIOSELCNFG1
PIDE_HIOCS16#
T6
T0
ATAIOSEL
T5
PIDE_HIOCS16#
PIDE_RESET#PIDE_R_RESET#
T2T3
R_PIDE_DD2
R_PIDE_DD12
R_PIDE_DD3
R_PIDE_DD11
R_PIDE_DD4
R_PIDE_DD10
R_PIDE_DD9
R_PIDE_DD5
R_PIDE_DD8
R_PIDE_DD6
R_PIDE_DD7
R_PIDE_RESET#
R_PIDE_DD0
R_PIDE_DD14
PIDE_DD2
PIDE_DD12
PIDE_DD3
PIDE_DD11
PIDE_DD4
PIDE_DD10
PIDE_DD9
PIDE_DD5
PIDE_DD8
PIDE_DD6
PIDE_DD7
PIDE_RESET#
PIDE_DD0
PIDE_DD14
R_PIDE_DD13
R_PIDE_DD1
R_PIDE_DIOW#
R_PIDE_DIOR#
R_PIDE_DREQ
R_PIDE_DD15
R_PIDE_INTRQ
R_PIDE_DA1
R_PIDE_DMACK#
R_PIDE_DIORDY
R_PIDE_CS0#
R_PIDE_CS1#
R_PIDE_DA0
R_PIDE_DA2
R_PIDE_PDIAG#
PIDE_DD1
PIDE_DIOW#
PIDE_DIOR#
PIDE_DREQ
PIDE_INTRQ
PIDE_DA1
PIDE_DMACK#
PIDE_DIORDY
PIDE_CS0#
PIDE_CS1#
PIDE_DA0
PIDE_DA2
PIDE_PDIAG#
PIDE_DD13
PIDE_DD15
SATA_XTALI SATA_XTALO
PIDE_DD1
PIDE_INTRQ
SATA_ITX_C_R_DRX_N0SATA_ITX_C_R_DRX_P0
SATA_DTX_R_IRX_P0SATA_DTX_R_IRX_N0
PIDE_INTRQ
PIDE_DIORDY
PIDE_DD7
PIDE_DREQ
PIDE_LED#
PIDE_LED#
PD_IORDY<19>PD_IOW#<19>
PD_IRQ<19>
PD_IOR# <19>
PD_D[0..15] <19>
PD_DACK# <19>
PD_DREQ <19>
PD_CS#1<19> PD_CS#3 <19>
PD_A[0..2] <19>
PSATA_ITX_DRX_P0 <19>PSATA_ITX_DRX_N0 <19>
PLT_RST# <7,17,18,20,26,27,31,35>
IDERST_CD#<20>
PLT_RST#<7,17,18,20,26,27,31,35>
PSATA_IRX_DTX_N0_C<19>
PSATA_IRX_DTX_P0_C<19>
PIDE_LED#<34>
+5VS
+5VS
+5VS
+3VS
+1.8VS
+1.8VS
+3VS
+3VS
+5VS +5VS
+3VS
+3VS
+1.8VS
+3VS
+5VS
+3VS
+3VS
+5VS
+5VS
Title
Size Document Number Rev
Date: Sheet o f
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
HEL80 LA-3161P 0.2
HDD & CDROMCustom
22 43Thursday, February 23, 2006
2005/10/06 2006/10/06Compal Electronics, Inc.
ICH7M
R
SATA
R_SATA
Marvell 8040
Connector
(NEW)
PATA ODD Conn.
Place closed to 38112005/09/04
2005/10/19
R
ODD
SATA
PATAConnector
Connector
IDER_IDE
SATA HDD ONLYSATA to PATA HDDPATA HDD ONLY
IDE
HDD
HDD
SA880400020 Marvell 8040 TQFP64_Lead Free
PLACE Close to U61
R
2005/11/4 Modified library pn:SP01000LU00
SATA HDD Conn.
W=60mils at least
W=60mils at least
Main SATA +5V Default2005/11/4 Modified library pn:DC010003J00
Reverse pin 1 to 44, pin 2 to 43PATA HDD Conn.Place closed to Connector
IDE_CSELGrounding for Master (When use SATA HDD)Open or High for Slaver (Normal)
FGND
R250 10M_0402_5%8040@
C237
10U
_080
5_10
V4Z
@
1
2
R122 0_0402_5%PATA@1 2
R203 0_0402_5%PATA@1 2
C344
4.7U_0805_10V4Z8040@
1
2
R111 0_0402_5%PATA@1 2
R194 0_0402_5%PATA@1 2
R225 0_0402_5%PATA@1 2
R175 0_0402_5%PATA@1 2
R210 0_0402_5%PATA@1 2
C243
0.1U
_040
2_16
V4Z
@
1
2
JP25
SUYIN_200055FB044G202ZR_44P_P2_PATA_HDDPATA@
11 2 233 4 455 6 677 8 899 10 101111 12 121313 14 141515 16 161717 18 181919 20 202121 22 222323 24 242525 26 262727 28 282929 30 303131 32 323333 34 343535 36 363737 38 383939 40 404141 42 424343 44 44
R206 4.7K_0402_5%8040@1 2
C33927P_0402_50V8J8040@
1
2
R97 0_0402_5%PATA@1 2
R105 0_0402_5%PATA@1 2
R186 0_0402_5%PATA@1 2
R171 10K_0402_5%8040@1 2
R198475_0402_1%
12
RP16 0_0404_4P2R_5%
SATA@
1 42 3
R187 0_0402_5%PATA@1 2
R110 0_0402_5%PATA@1 2
C222
0.1U
_040
2_16
V4Z
@
1
2
C440
10U
_080
5_10
V4Z
1
2
R227 0_0402_5%PATA@1 2
T27PAD
R190 0_0402_5%PATA@1 2
L11 MBK1608121YZF_06038040@1 2
R320
10K_0402_5%
12
C216
1U_0
603_
10V4
Z
1
2
L12 MBK1608121YZF_0603@1 2
R96 0_0402_5%PATA@1 2
R109 0_0402_5%PATA@1 2
R169 0_0402_5%PATA@1 2
R116 0_0402_5%PATA@1 2
R306 475_0402_1%SATA@
1 2
R249
0_0402_5%8040@
1 2
R133 0_0402_5%PATA@1 2
R215 0_0402_5%PATA@1 2
R231 0_0402_5%PATA@1 2
C303
0.1U_0402_16V4Z
8040@
1
2
C422
1U_0
603_
10V4
Z
1
2
C331 3900P_0402_50V7K 1 2
R98 0_0402_5%PATA@1 2
R101 0_0402_5%PATA@1 2
R184 0_0402_5%PATA@1 2
R136 0_0402_5%PATA@1 2
T26PAD
R217 0_0402_5%PATA@1 2
R241 0_0402_5%PATA@1 2
Parallel ATA
UART
SATA
Config & Debug
Power
U11
88SA8040_TQFP648040@
HDD062HDD164
HDD35 HDD22
HDD47HDD511HDD613HDD715HDD814HDD912HDD1010HDD116HDD123
TXP 32TXM 31RXP 27
HDD1463
RXM 28
HDD1561
RST# 17T0 33T1 34T2 35T3 36T4 37T5 38T6 39T7 40
CNFG2 20CNFG1 19CNFG0 18
ATAIOSEL 21
XTLIN/OSC 22XTLOUT 23
ISET 26VDDIO_0 44VDDIO_1 4
VDD_0 9VDD_1 41VDD_2 56
VAA1 24VAA2 29
VSS2 30GND_0 8GND_1 42GND_2 57
HDA050HDA151HDA249HCS0#48HCS1#47
HIOCS16#52HINTRQ53HDMACK#54HIORDY55HDIOR#58HDIOW#59HDMARQ60HRESET#16HPDIAG#46
UAO45UAI43
VSS1 25
HDD131
C236
10U
_080
5_10
V4Z
@
1
2
R315 100K_0402_5%
1 2
C426
10U
_080
5_10
V4Z
1
2
C501
0.1U_0402_16V4Z
8040@
1
2
R307 475_0402_1%@1 2
R237 10K_0402_5%@1 2
R245 10K_0402_5%@1 2
C336 3900P_0402_50V7K 1 2
R490 12.1K_0603_1%8040@
1 2
R199 0_0402_5%PATA@1 2
R104 0_0402_5%PATA@1 2
R185 0_0402_5%PATA@1 2
R4920_0603_5%8040@
1 2
R121 0_0402_5%PATA@1 2
R247 10K_0402_5%8040@1 2
R99 0_0402_5%PATA@1 2
T30PAD
R181 0_0402_5%PATA@1 2
R218 0_0402_5%PATA@1 2
C218
10U
_080
5_10
V4Z
1
2
R100 0_0402_5%PATA@1 2
R233 10K_0402_5%8040@1 2
C329
0.1U_0402_16V4Z8040@
1
2
C31
1
0.1U
_040
2_16
V4Z
8040
@
1
2
R224 10K_0402_5%@1 2
C4510.1U_0402_16V4Z
1 2
R137 0_0402_5%PATA@1 2
R102 0_0402_5%PATA@1 2
R183 0_0402_5%PATA@1 2
R108 0_0402_5%PATA@1 2
R251100K_0402_5%
@
12
R180 0_0402_5%PATA@1 2
R222 0_0402_5%PATA@1 2
R212
10K_0402_5%8040@1
2
R2480_0402_5%8040@
12
C251
0.1U
_040
2_16
V4Z
@
1
2
C314
0.1U_0402_16V4Z
8040@
1
2
T28PAD
R113 0_0402_5%PATA@1 2
JP9
SUYIN_127072FR022G210ZR_22P_SATASATA@
GND1A+2A-3GND4B-5B+6GND7
V338V339V3310GND11GND12GND13V514V515V516GND17Reserved18GND19V1220V1221V1222
U28NC7SZ08P5X_NL_SC70-5
B2
A1 Y 4
P5
G3
R118 0_0402_5%PATA@1 2
R103 0_0402_5%PATA@1 2
R182 0_0402_5%PATA@1 2
R135 0_0402_5%PATA@1 2
R235 33_0402_5%8040@12
C375
4.7U_0805_10V4Z
8040@
1
2
R177 0_0402_5%PATA@1 2
C3381U_0603_10V4Z
@
1
2
R179 0_0402_5%PATA@1 2
C217
10U
_080
5_10
V4Z
1
2
Y4
25MHZ_20PF_6X250000178040@
1 2
C498
4.7U_0805_10V4Z
8040@
1
2
C330
0.01U_0402_16V7K8040@
1
2
R114 0_0402_5%PATA@1 2
R223 5.6K_0402_5%8040@1 2
C225
0.1U
_040
2_16
V4Z
@
1
2
R117 0_0402_5%PATA@1 2
R263 10K_0402_5%@1 2
R207 0_0402_5%PATA@1 2
R246 10K_0402_5%8040@1 2
C441
0.1U
_040
2_16
V4Z
1
2
R112 0_0402_5%PATA@1 2
JP10
OCTEK_CDR-50DY1GME@
11 2 233 4 455 6 677 8 899 10 101111 12 121313 14 141515 16 161717 18 181919 20 202121 22 222323 24 242525 26 262727 28 282929 30 303131 32 323333 34 343535 36 363737 38 383939 40 404141 42 424343 44 444545 46 464747 48 484949 50 50
R176 0_0402_5%PATA@1 2
R178 0_0402_5%PATA@1 2
R205 0_0402_5%PATA@1 2
R106 0_0402_5%PATA@1 2
C234
1U_0
603_
10V4
Z
@
1
2
C34027P_0402_50V8J
8040@
1
2
C504
0.1U_0402_16V4Z
8040@
1
2
RP15 0_0404_4P2R_5%
SATA@
1 42 3
R107 0_0402_5%PATA@1 2
R188 10K_0402_5%8040@1 2
R226 10K_0402_5%8040@1 2
R115 0_0402_5%PATA@1 2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
S1_A16
S1_A0
PCI_AD20
S1_D4
S1_A6
S1_A15
S1_OE#S1_A11
S1_IOWR#
S1_D10
S1_A3
S1_D0
S1_REG#
S1_INPACK#
S1_RST
S1_A17
S1_A21
S1_A14
S1_A8
S1_A10
S1_D6
S1_D11
S1_D12
S1_WAIT#
S1_D5
S1_A20
S1_D13
S1_CE2#
S1_CE1#
S1_WE#
S1_D9
S1_D7
S1_D3
S1_A22
S1_A9
S1_A1S1_A2
S1_IORD#
S1_D1
S1_A24
S1_A23
S1_D8
S1_A13
S1_A12
S1_A4
S1_A7
S1_D15
S1_A5
S1_A25
SD_CD#SD_WP#SD_PWREN#
SD_CLKSDCM_XDALESDDA0_XDD7SDDA1_XDD0SDDA2_XDCLSDDA3_XDD4
S1_A[0..25]
SM_CD#
PCI_AD3PCI_AD2
PCI_AD20
PCI_AD26
PCI_AD7
PCI_CBE#2
PCI_AD5
PCI_AD0
PCI_AD12
PCI_AD14
PCI_AD19
PCI_AD29
PCI_AD24
PCI_AD30
PCI_CBE#[0..3]
PCI_AD15
PCI_AD17
PCI_AD25
PCI_AD27
PCI_AD1
PCI_AD28
PCI_AD21
PCI_CBE#3
PCI_AD[0..31]
PCI_AD31
PCI_AD22
PCI_AD8
PCI_AD18
PCI_AD4
PCI_CBE#0
PCI_AD16
PCI_AD10
PCI_CBE#1
PCI_AD9
PCI_AD13
PCI_AD23
PCI_AD11
PCI_AD6
PCI_RST#
S1_D[0..15]
SDOC#
SD_PULLHIGH
S1_BVD1
MSBS_XDD1MS_CLKMSD0_XDD2MSD1_XDD6MSD2_XDD5MSD3_XDD3
S1_RDY#
PCM_SPK#
S1_A19
S1_WP
S1_BVD2SM_CD#
S1_CD2#
S1_VS2S1_CD1#
S1_VS1
CLK_SD_48M
S1_D14S1_A18S1_D2
PCI_REQ2#
CLK_PCI_PCMPCI_GNT2#
PCI_RST#
CLK_PCI_PCM
VPPD0VPPD1
VCCD1#
3IN1_LED#
S1_CD2# S1_CD1#
VCCD0#
CLK_SD_48M
PCI_CBE#[0..3]<18,25,30>
PCI_AD[0..31]<18,25,30>
CLK_PCI_PCM<15>
PCI_IRDY#<18,25>PCI_TRDY#<18,25,30>
PCI_DEVSEL#<18,25>
PCI_PAR<18,25>
PCI_STOP#<18,25>
PCI_FRAME#<18,25,30>
PCI_PERR#<18,25>
PCI_PIRQA#<18>
VPPD0<24>VPPD1<24>VCCD0#<24>VCCD1#<24>
CLK_SD_48M<15>
SD_CD#<24>SD_WP#<24>
SD_PWREN#<24>
SDOC#<24>
SDDA2_XDCL<24>SDDA3_XDD4<24>
SDDA0_XDD7<24>SDDA1_XDD0<24>
SDCM_XDALE<24>SDCK_XDWE#<24>
MSCLK_XDRE# <24>MSD0_XDD2 <24>MSD1_XDD6 <24>MSD2_XDD5 <24>MSD3_XDD3 <24>
MSBS_XDD1 <24>
MS_INS# <24>
S1_IOWR# <24>
S1_IORD# <24>
S1_CE2# <24>S1_OE# <24>
S1_REG# <24>
S1_CE1# <24>
S1_RST <24>
S1_WAIT# <24>
S1_INPACK# <24>S1_WE# <24>
S1_BVD1 <24>S1_WP <24>
S1_RDY# <24>
S1_D[0..15] <24>
S1_A[0..25] <24>
S1_BVD2 <24>
3IN1_LED#<34>
PCI_PIRQB#<18>
PCI_REQ2#<18>PCI_GNT2#<18>
PCI_RST#<18,25,30>
PCI_SERR#<18>
PCM_SPK# <28>MS_PWREN#<24>
S1_CD2# <24>S1_CD1# <24>S1_VS2 <24>S1_VS1 <24>
SIRQ<20,30,31,35>
MS_PWREN# <24>
+3VS
+3VS
+3VS
+S1_VCC
+3VS
+S1_VCC
+VCC_SD
+3VS
Title
Size Document Number Rev
Date: Sheet o f
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
HEL80 LA-3161P 0.2
Cardbus Controller CB714Custom
23 43Thursday, February 23, 2006
2005/06/20 2006/06/20Compal Electronics, Inc.
**CB714 use B0 version
MFUNC5[3:0] = (0 1 0 1) MFUNC5[4] = 1
40mil
C296
0.1U_0402_16V4Z
1
2
R204
10_0402_5%@1
2
R160 33_0402_5% 1 2
C319
0.1U_0402_16V4Z
1
2
C258
0.1U_0402_16V4Z
1
2
CA
RD
BU
S
SD/MMC/MS/SM
PCI I
nter
face
U9
CB714_LFBGA169
PCIREQ#A1PCIGNT#B1
AD31C2AD30C1AD29D4AD28D2AD27D1AD26E4AD25E3AD24E2
CBE3#E1
IDSELF4
VCC
2G
1
AD23F2AD22F1AD21G2
VCC
A1G
13
AD20G3
PCIRST#G4
PCICLKH1
AD19H3AD18H4AD17J1AD16J2
CBE2#J3
FRAME#J4IRDY#K1
VCC
3K2
TRDY#K3DEVSEL#L1STOP#L2PERR#L3SERR#M1PARM2
CBE1#N1
AD15N2AD14M3AD13N3AD12K4AD11M4
VCC
A2A7
AD10K5AD9L5AD8M5
CBE0#N5
AD7K6
VCC
4N
4
AD6M6AD5N6AD4M7AD3N7AD2L7AD1K7AD0N8
RIOUT#_PME#L8
MFUNC0K8MFUNC1N9
SPKROUT M9
VCC
1F3
MFUNC2K9MFUNC3N10
GRST#M10
MFUNC4L10MFUNC5N11MFUNC6M11
SUSPEND#L11
VPPD
0N
12VP
PD1
M12
VC
CD
0#N
13V
CC
D1#
M13
CCD1#/CD1# L12
CAD0/D3 L13
CAD2/D11 K10CAD1/D4 K12
CAD4/D12 K13CAD3/D5 J10
CAD6/D13 J11CAD5/D6 J12
CAD7/D7 H10
VCC
5L6
CAD8/D15 H12
CCBE0#/CE1# H13
CAD9/A10 G12
VCC
9C
8
CAD10/CE2# G11CAD11/OE# G10
CAD13/IORD# F13CAD12/A11 F11
CAD15/IOWR# F10CAD14/A9 E13
CAD16/A17 E12
CCBE1#/A8 E11
CPAR/A13 D13
VCC
6L9
CBLOCK#/A19 D11
CPERR#/A14 C13CSTOP#/A20 C12
CGNT#/WE# C11
CDEVSEL#/A21 B13
CCLK/A16 B12
CTRDY#/A22 A13CIRDY#/A15 A12CFRAME#/A23 B11
CCBE2#/A12 A11
CAD17/A24 D10CAD18/A7 B10CAD19/A25 A10
CVS2/VS2# D9
CAD20/A6 C9
CRST#/RESET B9
CAD21/A5 A9CAD22/A4 D8
VCC
7H
11
CREQ#/INPACK# B8
CAD23/A3 A8
CCBE3#/REG# B7
VC
C10
B4
CAD24/A2 C7CAD25/A1 D7CAD26/A0 A6
CVS1/VS1 C6
CINT#/READY_IREQ# D6
CSERR#/WAIT# A5
CAUDIO/BVD2_SPKR# B5
CSTSCHG/BVD1_STSCHG# C5CCLKRUN#/WP_IOIS16# D5
CCD2#/CD2# A4
VCC
8D
12
CAD27/D0 C4CAD28/D8 A3CAD29/D1 B3CAD30/D9 C3CAD31/D10 B2
CRSV1/D14 J13CRSV2/A18 E10CRSV3/D2 A2
MFUNC7J9
MSINS# H7MSPWREN#/SMPWREN# J8VCC_SDE7
GND_SDG5
SDCLKIH5
MSCLK/SMRE# E9MSBS/SMDATA1 H8
MSDATA0/SMDATA2 G9MSDATA1/SMDATA6 H9MSDATA2/SMDATA5 G8MSDATA3/SMDATA3 F9
SMBSY# H6SMCD# J7SMWP# J6SMCE# J5
SDCD#E8SDWP/SMWPD#F8SDPWREN33#G7
GN
D1
D3
GN
D2
H2
GN
D3
L4G
ND
4M
8G
ND
5K1
1G
ND
6F1
2G
ND
7C
10G
ND
8B6
SDCLK/SMWE#F6SDCMD/SMALEE5SDDAT0/SMDATA7E6SDDAT1/SMDATA0F7SDDAT2/SMCLEF5SDDAT3/SMDATA4G6
C320
0.1U_0402_16V4Z
1
2
R229 10K_0402_5% 1 2
R192 100_0402_5% 1 2
C295
15P_0402_50V8J@
1
2
R230 43K_0402_5% 1 2
R161 33_0402_5%
1 2
C257
0.1U_0402_16V4Z
1
2
R209 33_0402_5% 1 2
C260
0.1U_0402_16V4Z
1
2
C250
10P_0402_50V8K 1
2C323
10P_0402_50V8K 1
2
C299
0.1U_0402_16V4Z
1
2
C321
4.7U_0805_10V4Z
1
2
C259
0.1U_0402_16V4Z
1
2
C283
0.1U_0402_16V4Z
1
2
R2280_0402_5%@
1 2
R197
10_0402_5%@
12
C290
15P_0402_50V8J@
1
2
C292
0.1U_0402_16V4Z
1
2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
MSD3_XDD3
MSD0_XDD2
MSD2_XDD5
MS_INS#
MSBS_XDD1
MSCLK_XDRE#
S1_WP
S1_CE2#
S1_CE1#
S1_RSTVCCD1#
VCCD0#
VCCD1#VPPD0
VCCD0#
VPPD1
S1_OE#
MSCLK_XDRE#
SDCK_XDWE#
S1_D2
S1_A14
S1_D3
S1_D[0..15]
S1_D13
S1_D11
S1_A6
S1_IORD#
S1_A13
S1_D4
S1_RST
S1_WE#
S1_WP
S1_A7
S1_A10
S1_BVD2
S1_CD1#
S1_A19
S1_D15
S1_D1
S1_A22
S1_A17
S1_VS1S1_OE#
S1_RDY#
S1_A23
S1_A21S1_A20
S1_D0
S1_A2
S1_A4
S1_A11
S1_VS2
S1_WAIT#
S1_D10
S1_A18
S1_A3
S1_A5
S1_A12S1_A15
S1_IOWR#
S1_A[0..25]
S1_A25
S1_D5
S1_A1
S1_A8
S1_CD2#
S1_D9
S1_A24
S1_D12
S1_CE1#S1_D14
S1_A16
S1_INPACK#
S1_CE2#
S1_A9
S1_D6
S1_D8S1_A0
S1_D7
S1_BVD1
S1_REG#
SD_PWREN# SDOC#
MS_PWREN#
SDDA0_XDD7
SDDA3_XDD4SDCK_XDWE#
SD_CD#SDCM_XDALESD_WP#
SDDA1_XDD0SDDA2_XDCL
MSD1_XDD6
VPPD0 <23>VPPD1 <23>
VCCD0# <23>VCCD1# <23>
S1_WE#<23>
S1_INPACK# <23>
S1_CD2# <23>
S1_WAIT# <23>
S1_BVD1 <23>
S1_VS2 <23>
S1_CE2# <23>
S1_D[0..15]<23>
S1_VS1 <23>
S1_REG# <23>
S1_CE1#<23>
S1_BVD2 <23>
S1_RDY#<23>
S1_IORD# <23>S1_IOWR# <23>
S1_OE#<23>
S1_RST <23>
S1_WP<23>
S1_CD1# <23>
S1_A[0..25]<23>
SDOC# <23>SD_PWREN#<23>
MS_PWREN#<23>
SDDA0_XDD7<23>
SD_CD#<23>
SDDA2_XDCL<23>SDDA1_XDD0<23>
SDCM_XDALE<23>
SDDA3_XDD4<23>SDCK_XDWE#<23>
SD_WP#<23>
MSD1_XDD6<23>
MSCLK_XDRE#<23>
MSD3_XDD3<23>
MS_INS#<23>
MSD2_XDD5<23>
MSD0_XDD2<23>MSBS_XDD1<23>
+S1_VCC
+S1_VPP
+5VS
+3VS
+S1_VCC
+S1_VPP
+S1_VCC
+S1_VCC
+S1_VCC
+S1_VCC
+S1_VCC
+VCC_SD
+S1_VCC+S1_VPP +S1_VPP+S1_VCC
+3VS+3VS
+VCC_SD+3VS
+VCC_SD
+VCC_SD
Title
Size Document Number Rev
Date: Sheet o f
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
HEL80 LA-3161P 0.2
PCMCIA SocketCustom
24 43Thursday, February 23, 2006
2005/06/20 2006/06/20Compal Electronics, Inc.
W=40mil
W=40mil
40mil
40mil
PCMCIA Power Control
Reserve for SD,MS CLK.Close to Socket
Note : 11/10 modify library to meet spec
PCMCIA Socket
40mil
pn: SP01000IC0002/17 modify footprint to FOX_1CA41521-EL-4F_68P_LT
12/20 modified
R253
10K_0402_5%
12
C356
10U_0805_10V4Z
1
2
C317
0.1U_0402_16V4Z
1
2
C325
10U_0805_10V4Z
1
2
R432 43K_0402_5% 1 2
C360
0.1U_0402_16V4Z
1
2
J3IN1
PROCO_MDR019-C0-1202
GND23 GND22
SDIO_MS18BS_MS20
VSS_MS21
INS_MS16
VSS_SD8
SCLK_MS14
DAT1_SD10DAT2_SD2
CMD_SD4 WP_SD11
VCC_MS13
VDD_SD6
CD_SD1
RESERVED_MS17 RESERVED_MS15
VCC_MS19
CLK_SD7
DAT0_SD9
CD/DAT3_SD3
VSS_MS12
VSS_SD5
R264
10K_0402_5%
12
R540 0_0402_5%
1 2
R491 43K_0402_5% 1 2
R261
0_0402_5%
12
C369 10P_0402_50V8K
1 2
R538 0_0402_5%
1 2
R257 10K_0402_5% 1 2
R426 43K_0402_5% 1 2
U16
CP2211FD3_SSOP16
VCCD0 1VCCD1 2
3.3V33.3V4
5V55V6
GN
D7
OC 8
12V9
VPP 10
VCC 11VCC 12VCC 13
VPPD1 14VPPD0 15
SHD
N16
R254 10K_0402_5% 1 2
U17
G528_SO8
GND1IN2
FLG 5OUT 6
OUT 8
IN3EN#4
OUT 7
C357
0.1U_0402_16V4Z
1
2
C322
10U_0805_10V4Z
1
2
C361
10U_0805_10V4Z
1
2
C370 10P_0402_50V8K
1 2
R265
10K_0402_5%
12
C318
0.1U_0402_16V4Z
1
2
R539 0_0402_5%
1 2
C367
0.1U_0402_16V4Z
1
2
R503 43K_0402_5% 12
JP17
FOX_1CA41521-EL-4F_68P_LT
GND1D32D43D54D65D76CE1# 7A10 8OE# 9A11 10A9 11A8 12A13 13A14 14WE# 15IREQ# 16VCC17VPP1 18A16 19A15 20A12 21A7 22A6 23A5 24A4 25A3 26A227A128A029D030D131D232IOIS16#33GND34
GND 35CD1# 36
D11 37D12 38D13 39D14 40D15 41
CE2# 42VS1# 43
IORD# 44IOWR# 45
A17 46A18 47A19 48A20 49A21 50
VCC 51VPP2 52
A22 53A23 54A24 55A25 56
VS2# 57RESET 58WAIT# 59
INPACK# 60REG# 61
SPKR# 62STSCHG# 63
D8 64D9 65
D10 66CD2# 67GND 68
GND69GND70GND71GND72GND73GND74GND75GND76
GND 77GND 78GND 79GND 80GND 81GND 82GND 83GND 84
C368
0.1U_0402_16V4Z
1
2
R443 43K_0402_5% 1 2
C359
0.1U_0402_16V4Z
1
2
C371
10U_0805_10V4Z
1
2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
I2CEEN
EEDI
TPBIAS0TPA0+
TPB0+TPB0-
TPA0-
REG_FB
REG_OUT
REG_FB
REG_OUT
+1394_PLLVDD
PCI_AD0PCI_AD1PCI_AD2
PCI_AD6
PCI_AD4PCI_AD3
PCI_AD7
PCI_AD5
PCI_AD9PCI_AD8
PCI_AD12PCI_AD11PCI_AD10
PCI_AD15PCI_AD16
PCI_AD13PCI_AD14
PCI_AD18PCI_AD17
PCI_AD20
PCI_AD23
PCI_AD19
PCI_AD22PCI_AD21
PCI_AD24
PCI_AD27PCI_AD26PCI_AD25
PCI_AD31
PCI_AD28PCI_AD29PCI_AD30
1394_IDSEL
PCI_AD[0..31]
CLK_PCI_1394
EEDIEECK
TPBIAS0
PCI_STOP#PCI_PERR#PCI_PARPCI_PIRQE#
1394_XI
1394_XO
CLK_PCI_1394PCI_GNT0#PCI_REQ0#
PCI_AD16 1394_IDSEL
XREXT
PCI_IRDY#
PCI_DEVSEL#PCI_TRDY#
PCI_FRAME#
EECS
EECK
TPB0-TPB0+TPA0-TPA0+
PCI_AD[0..31]<18,23,30>
PCI_CBE#0<18,23,30>PCI_CBE#1<18,23,30>
PCI_CBE#3<18,23,30>PCI_CBE#2<18,23,30>
PCI_STOP#<18,23>PCI_PERR#<18,23>
PCI_PAR<18,23>PCI_PIRQE#<18>
PCI_RST#<18,23,30>CLK_PCI_1394<15>
PCI_REQ0#<18>PCI_GNT0#<18>
PCI_IRDY#<18,23>PCI_TRDY#<18,23,30>
PCI_DEVSEL#<18,23>PCI_FRAME#<18,23,30>
+3VS
+3VS
+3VS
+3VS
+3VS
+3VS
+3VS
+2.5VS_1394
+2.5VS_1394
+2.5VS_1394
Title
Size Document Number Rev
Date: Sheet o f
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
HEL80 LA-3161P 0.2
IEEE1394 VIA VT6311SCustom
2543Thursday, February 23, 2006
2005/06/20 2006/06/20Compal Electronics, Inc.
When use external BJTPopulate Q35, R279
EECK and EEDI is pull high internalExternal pull high circuit is unnecessary
When use external EEPROMPopulate U14, R246, R253Un-populate R261
15mils
IDSEL:PCI_AD16
20mils
10mils
Note : This page copied from HBL50
Modify WCM2012F2SF-900T04 this symbol for WCM2012F2SF-121T04
2/21 Add for Compliance Engineering request
C267
0.1U_0402_16V4Z
1394@
1
2
R15554.9_0402_1%1394@
12
C289
10P_0402_50V8K@
1
2
R1504.99K_0402_1%1394@
12
L43
WCM2012F2SF-121T04_08051394@
11 2 2
3 344
R548 0_0402_5%@ 1 2
C270
0.1U_0402_16V4Z1394@
1
2
C238 0.1U_0402_16V4Z1394@
1 2
C22910P_0402_50V8K
1394@1 2
C232
0.1U_0402_16V4Z1394@
1
2
R15354.9_0402_1%1394@
12
L42
WCM2012F2SF-121T04_08051394@
11 2 2
3 344
R173 4.7K_0402_5%@1 2
R14954.9_0402_1%1394@
12
R549 0_0402_5%@ 1 2
C310
0.1U_0402_16V4Z1394@
1
2
C226 1U_0603_10V4Z1394@1 2
C2794.7U_0805_10V4Z1394@
1
2
VT6311S
PCI I/F
EEPROM
others
OSCILLATOR
PHY PORT0
PHY PORT1
U10
VT6311S_LQFP1281394@
FRAME#120
IRDY#121TRDY#123DEVSEL#124
STOP#125PERR#127PAR128INTA#88PCIRST#89PCICLK90GNT#92REQ#93IDSEL105PME#34
CBE3#104CBE2#119CBE1#1CBE0#12
AD3194AD3095AD2996AD2897AD2798AD26101AD25102AD24103AD23106AD22107AD21109AD20113AD19114AD18115AD17116AD16117AD152AD143AD134AD127AD118AD109AD910AD811AD714AD615AD516AD418AD319AD220AD124AD025
EECS 26EEDO 27
SDA/EEDI 28SCL/EECK 29
PHYRST# 55BJT_CTL 81
I2CEN 43PWRDET 32
REG_FB 84
REG_OUT 85
XCPS 60
XI 57
XO 58
XTPBIAS0 71
XTPB0M 67XTPB0P 68XTPA0M 69XTPA0P 70
XREXT 63
NC17 83NC16 82NC15 64NC14 54NC13 53NC12 52NC11 51NC10 50
NC9 49NC8 48NC7 45NC6 44NC5 42NC4 41NC3 40NC2 39NC1 37NC0 35
VDD
446
VDD
330
VDD
221
VDD
111
1VC
C6
99VC
C5
36VC
C4
17VC
C3
5VC
C2
122
VCC
111
0
PVA5
87PV
A486
PVA3
73PV
A272
PVA1
62PV
A059
GN
DAT
X166
GN
DAR
X165
GN
DAT
X280
GN
DAR
X279
GN
D19
118
GN
D18
112
GN
D17
108
GN
D16
100
GN
D15
91G
ND
1061
GN
D9
56G
ND
847
GN
D7
38G
ND
633
GN
D5
31G
ND
423
GN
D3
22G
ND
26
GN
D1
13G
ND
012
6
XTPB1M 74XTPB1P 75XTPA1M 76XTPA1P 77
XTPBIAS1 78
R145 6.19K_0603_1%1394@1 2
Y1
24.576MHZ_16P_X8A024576FG1H1394@
12
R219 100_0402_5%1394@1 2
C284
0.1U_0402_16V4Z
1394@
1
2
U5
AT24C02N-10SU-2.7_SO81394@
A01A12
SDA 5SCL 6
VCC 8
A23GND4
WP 7C291
0.1U_0402_16V4Z1394@
1
2
R16554.9_0402_1%1394@
12
R162 4.7K_0402_5%@1 2
C227 47P_0402_50V8J1394@1 2
R147 4.7K_0402_5%1394@1 2
C241270P_0402_50V7K1394@
1
2
R152 4.7K_0402_5%1394@1 2
JP21
SUYIN_020115FB004S512ZL1394@
TPB-1 TPB+2 TPA-3 TPA+4
GND 5GND 6GND 7GND 8
D22PSOT24C_SOT23@
231
C309
0.1U_0402_16V4Z1394@
1
2R146510_0402_5%1394@
12
C22810P_0402_50V8K
1394@
1 2
R19610_0402_5%@
12
R547 0_0402_5%@ 1 2
C231
0.1U_0402_16V4Z1394@
1
2
L7MBK1608301YZF_0603
1394@
1 2
C277
0.1U_0402_16V4Z1394@
1
2
E
CB
Q62SB1197K_SOT23@
2
31
C2520.33U_0603_10V7K1394@
1
2
D21PSOT24C_SOT23
@
231
C265
0.1U_0402_16V4Z1394@
1
2
R142 1K_0402_5%1394@1 2
C230
0.1U_0402_16V4Z
1394@
1
2
R546 0_0402_5%@ 1 2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
PCIE_PTX_IRX_P3
PCIE_PTX_IRX_N3
LAN_X2LAN_X1
LAN_CTRL18
LAN_X1
LAN_X2
LAN_CTRL15
LAN_CTRL15LAN_CTRL18
RJ45_GND LANGND
RJ45_MIDI3+
RJ45_MIDI3-
RJ45_MIDI1+
RJ45_MIDI0+
RJ45_MIDI0-
RJ45_MIDI2-
RJ45_MIDI2+
RJ45_MIDI1-
LAN_LINK#
LAN_ACTIVITY#RJ45_MIDI3-RJ45_MIDI3+
RJ45_MIDI0-RJ45_MIDI0+
RJ45_MIDI1+RJ45_MIDI1-
LAN_MDI2-
LAN_MDI0-
LAN_MDI1-LAN_MDI1+
LAN_MDI0+
RJ45_GND
LAN_MDI0-
LAN_MDI3+LAN_MDI3-
LAN_MDI0+
LAN_MDI2-
LAN_MDI1-LAN_MDI1+
LAN_MDI2+
LAN_MDI2+
LAN_ACTIVITY#LED_10/100
LAN_LINK#LED_1000
AVDD33
EGND
AVDD33
LAN_MDI3-LAN_MDI3+
AVDD18
RJ45_MIDI2-RJ45_MIDI2+
AVDD18
PCIE_RXP3<20>
PCIE_RXN3<20>
PCIE_TXN3<20>
CLK_PCIE_LAN#<15>
CLK_PCIE_LAN<15>
PLT_RST#<7,17,18,20,22,27,31,35>
PCIE_TXP3<20>
ICH_PCIE_WAKE#<20,27,35>
+LAN_VDD18
+3VALW +3VALW
+LAN_VDD15
+3VALW
+3VALW
+3VALW
+3VALW
+3VALW
+3VALW
+LAN_VDD18
+LAN_VDD15
+3VS
+3VALW
+LAN_VDD18
+LAN_VDD15
Title
Size Document Number Rev
Date: Sheet o f
HEL80 LA-3161P 0.2
LAN REALTEK RTL8111B
26 43Thursday, February 23, 2006
Compal Electronics, Inc.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
40mil 40mil
LAN Conn.
Place these componentscolsed to LAN chip
GbE Transformer: GST5009 (SP050005610) MY
PN : SA00000TL00 (QFN64 Lead Free)
12/09 Added
R349
75_0402_1%
12
T22
0.5u_GST5009
TCT11TD1+2TD1-3
TCT24TD2+5TD2-6 MX2- 19MX2+ 20MCT2 21
MX1- 22MX1+ 23MCT1 24
TCT37TD3+8TD3-9
TCT410TD4+11TD4-12
MCT3 18MX3+ 17MX3- 16
MCT4 15MX4+ 14MX4- 13
C224
0.1U_0402_16V4Z 1
2
C239
10U_0805_10V4Z
1
2
C305
0.1U_0402_16V4Z
1
2
R201
15K_0402_5%
C353
0.1U_0402_16V4Z
1
2
C281
0.1U_0402_16V4Z
1
2
R164 2.49K_0402_1%
1 2
T25 PAD
C531
10U_0805_10V4Z
1
2
JP22 FOX_JM74113-P2101-7F
PR1-7
PR1+8
PR2+6
PR3+5
PR3-4
PR2-3
PR4+2
PR4-1
Green LED+9
Green LED-10
Yellow LED+11
Yellow LED-12 SHLD1 13
SHLD2 14
R221 0_0603_5%
1 2
C350
10U_0805_10V4Z
1
2
C288
0.1U_0402_16V4Z
1
2
C352
0.1U_0402_16V4Z
1
2
C2480.1U_0402_16V4Z@
1
2
T24 PAD
C220
1000P_1206_2KV7K
1 2
C306 0.1U_0402_10V7K
1 2
C463
0.01U_0402_16V7K
1
2
C269
0.1U_0402_16V4Z
1
2
L8
BLM18AG601SN1D_0603 1 2
C315
0.1U_0402_16V4Z
1
2
C254
27P_0402_50V8J
1
2
C298
0.1U_0402_16V4Z
1
2
R370
75_0402_1%
12
R132 300_0402_5% 12
Q7MMJT9435T1G_SOT223
1
23
4
C256
27P_0402_50V8J
1
2
L4
BLM18AG601SN1D_0603 1 2
C246
0.1U_0402_16V4Z
1
2
U8
RTL8111B_QFN64
PERSTB20
HSOP29
HSON30
HSIP23
HSIN24
REFCLK_P26
REFCLK_N27
MDIP2 9MDIN2 10MDIP3 12MDIN3 13
EEDO 45EDDI/AUX 47
EESK 48EECS 44
LED3 54LED2 55LED1 56LED0 57
MDIN1 7MDIP1 6MDIN0 4MDIP0 3
VCTRL181
VCTRL1563
RSET64
LANWAKEB19
ISOLATEB36
CKXTAL160
CKXTAL261
VDD15 15VDD15 21VDD15 32VDD15 33VDD15 38VDD15 41VDD15 43VDD15 49VDD15 52VDD15 58
VDD33 16VDD33 37VDD33 53VDD33 46
AVDD33 2
AVDD33 59
AVDD18 5AVDD18 8AVDD18 11AVDD18 14
EVDD18 22
EVDD18 28
GVDD62
NC17NC18NC35NC34NC39NC40NC42NC50NC51
EGND31
EGND25
C282
0.1U_0402_16V4Z
1
2
C462
0.01U_0402_16V7K
1
2
C275
0.1U_0402_16V4Z
1
2
R378
75_0402_1%
12
C221
0.1U_0402_16V4Z
1
2
C307 0.1U_0402_10V7K
1 2
U7
AT93C46-10SI-2.7_SO8
CS1 SK2 DI3 DO4
VCC 8NC 7NC 6GND 5
R144 4.7K_0402_5%
12
R167 3.6K_0402_5%
12
C245
0.1U_0402_16V4Z
1
2
R356
75_0402_1%
12
C219
4.7U_0805_10V4Z
1
2
Y3
25MHZ_20PF_6X25000017
1 2
Q8MMJT9435T1G_SOT223
1
23
4
C272
0.1U_0402_16V4Z
1
2
C287
0.1U_0402_16V4Z
1
2
C308
0.1U_0402_16V4Z
1
2
R138 300_0402_5% 12
C247
0.1U_0402_16V4Z
1
2
C294
0.1U_0402_16V4Z
1
2
C266
0.1U_0402_16V4Z
1
2
R200 1K_0402_1%
1 2
C471
0.01U_0402_16V7K
1
2
C347
10U_0805_10V4Z
1
2
C249
1U_0603_10V4Z
1
2
C475
0.01U_0402_16V7K
1
2
C297
0.1U_0402_16V4Z
1
2
C300
0.1U_0402_16V4Z
1
2
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
CLK_PCIE_MCARD1
PLT_RST#
ICH_SMBCLKICH_SMBDATA
WLAN_AVTIVEBT_AVTIVE
CLK_PCIE_MCARD1#
ICH_BITCLK_MDCICH_RST_MDC#
ICH_SDOUT_MDC
ICH_SYNC_MDC
BTPWR_ON#
MINI_RF_OFF#PLT_RST#
ICH_SMBCLKICH_SMBDATA
MINI_RF_OFF#
USB20_N7USB20_P7
RF_ON#
USB20_P1
WLAN_AVTIVEBTON_LED
BTON_LED#
BT_AVTIVE
USB20_N1
WIRELESS_LED#
ICH_PCIE_WAKE#<20,26,35>
PCIE_RXN1<20>PCIE_RXP1<20>
PCIE_TXN1<20>PCIE_TXP1<20>
CLK_PCIE_MCARD1<15>
ICH_SMBDATA <15,20,35>ICH_SMBCLK <15,20,35>
PLT_RST# <7,17,18,20,22,26,31,35>
WIRELESS_LED# <34>
CLK_PCIE_MCARD1#<15>
BTPWR_ON#<31>
ICH_AC_SDIN1<19>ICH_SYNC_MDC<19>
ICH_BITCLK_MDC <19>
ICH_SDOUT_MDC<19>
ICH_RST_MDC#<19>
ICH_SMBDATA <15,20,35>ICH_SMBCLK <15,20,35>
PLT_RST# <7,17,18,20,22,26,31,35>
USB20_N7 <20>USB20_P7 <20>
CLKREQ_MCARD1#<15>
BTON_LED#<34>
USB20_P1<20>USB20_N1<20>
RF_ON# <31>
+3VS
+3VALW
+1.5VS
+3VALW
+3VALW
+3VALW
+BT_VCC
+3VS
+3VS
+3VALW
+1.5VS
+BT_VCC
+3VS
+3VS
Title
Size Document Number Rev
Date: Sheet o f
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
HEL80/81 LA-3161P 0.2
Mini Card / MDC CONNCustom
27 43Thursday, February 23, 2006
2005/10/06 2006/10/06Compal Electronics, Inc.
Mini-Express Card(Slot 1-WLAN)
MDC CONN.
BT MODULE CONN
20mil
W=40mils
Mini-Express Card(Slot 2-TV)
11/9 Modify pn to SP01000FE00
02/06 Modified
12/09 Modified
G
D
S
Q332N7002_SOT23
2
13
C512
0.1U_0402_16V4Z
R363 33_0402_5% 1 2
G
D
S
Q19
SI2301BDS_SOT23
2
13
R542
10K_0402_5%
12
JP28
FOX_AS0B226-S56N-7F
1133557799111113131515171719192121232325252727292931313333353537373939414143434545474749495151
GND153
2 24 46 68 8
10 1012 1214 1416 1618 1820 2022 2224 2426 2628 2830 3032 3234 3436 3638 3840 4042 4244 4446 4648 4850 5052 52
GND2 54
R517 0_0402_5%
12
JP20
FOX_AS0B226-S56N-7F
1133557799111113131515171719192121232325252727292931313333353537373939414143434545474749495151
GND153
2 24 46 68 8
10 1012 1214 1416 1618 1820 2022 2224 2426 2628 2830 3032 3234 3436 3638 3840 4042 4244 4446 4648 4850 5052 52
GND2 54
R384 100K_0402_5%
12
C485
0.1U_0402_16V4Z JP15
MOLEX_53780-0870ME@
1122334455667788GND19GND210
G
D
S
Q202N7002_SOT23
2
13
C403
0.1U_0402_16V4Z
Connector for MDC Rev1.5
JP23
ACES_88018-124G
GND11IAC_SDATA_OUT3GND25IAC_SYNC7IAC_SDATA_IN9IAC_RESET#11
RES0 2RES1 43.3V 6
GND3 8GND4 10
IAC_BITCLK 12
GN
D13
GN
D14
GN
D15
GN
D16
GN
D17
GN
D18
R500
10K_0402_5%
12
C404
0.1U_0402_16V4Z
C487
22P_0402_50V8J
1
2
R541
10K_0402_5%
12C486
1U_0603_10V4Z
1
2
C488
1U_0603_10V4Z
1
2
R518 0_0402_5%
12
C482
4.7U_0805_10V4Z
1
2
C511
0.1U_0402_16V4Z
R383
10K_0402_5%
12C477
0.1U_0402_16V4Z
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
MIC1_L
AMP_RIGHT
AMP_LEFT
MONO_IN
MIC1_R MIC1_C_R
AC97_VREF
MONO_IN
MIC1_C_L
HP_C_R
HP_C_L
MIC1_L<29>
MIC1_R<29>
BEEP#<31>
PCM_SPK#<23>
SB_SPKR<20>
SPDIF<29>
ICH_SYNC_AUDIO<19>
ICH_SDOUT_AUDIO<19>
ICH_RST_AUDIO#<19>
AMP_RIGHT <29>
AMP_LEFT <29>
ICH_BITCLK_AUDIO <19>
ICH_AC_SDIN0 <19>
HP_C_R <29>
HP_C_L <29>
MIC1_VREFO_RMIC1_VREFO_L
MIC1_VREFO_R
+VDDA
+VDDA
+AVDD_AC97
+3VS
+5VS
+VDDA
MIC1_VREFO_L
Title
Size Document Number Rev
Date: Sheet o f
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
HEL80 LA-3161P 0.2
HD CODEC ALC883Custom
28 43Thursday, February 23, 2006
2005/10/06 2006/10/06Compal Electronics, Inc.
20mil
60mil4.85V
10mil
40mil
HD Audio Codec
DGND
(output = 250 mA)
10mil
GNDA
28.7K for Module Design (VDDA = 4.702)
40mil
GND
2005/09/20
GNDA
2/13 modify this symbol toFBMA-11-100505-301T 0402
R244
2.2K_0402_5%
12
R515 0_0603_5%
1 2
C373
10U_0805_10V4Z
1
2
C36610U_0805_10V4Z
1
2
R25910K_0402_1%
12
U18
SI9182DH-AD_MSOP8
VIN4
SD8
VOUT 5
GND 3
SENSE or ADJ 6
ERROR7 CNOISE 1
DELAY2
R49710K_0402_5%
12
C332
220P_0402_50V7K
1
2
R494 0_0603_5%@1 2
C342 1U_0603_10V4Z1 2
C3511U_0603_10V4Z
1 2
C378
0.1U_0402_16V4Z
1
2
R260 33_0402_5% 1 2
C341 1U_0603_10V4Z1 2
R498 0_0603_5%@1 2
R255
560_0402_5%
1 2C3431U_0603_10V4Z
1 2
C510 1U_0603_10V4Z
1 2
R26620K_0402_1%
12
L45 FBMA-11-100505-301T 0402
1 2
C364
0.1U_0402_16V4Z
1
2
C36210U_0805_10V4Z
1
2
L9KC FBM-L11-201209-221LMAT_0805@
1 2 R26230K_0402_1%
12
J6
JUMP_43X79
@
11 2 2
C363
0.1U_0402_16V4Z
1
2
L13
FBM-L11-160808-800LMT_0603
1 2
R25610K_0402_5%
1
2
R252
560_0402_5%
1 2
C333
220P_0402_50V7K
1
2
C374
0.1U_0402_16V4Z
1
2
D3RB751V_SOD323
21
J3
JUMP_43X79
@
11 2 2
C509
1U_0603_10V4Z
1 2
C35510U_0805_10V4Z
1
2
C
BE
Q24
2SC2411K_SC59
1
2
3
C3371U_0603_10V4Z
1 2
L10KC FBM-L11-201209-221LMAT_0805
1 2
R258
560_0402_5%
1 2
C376
10U_0805_10V4Z
1
2
C365 22P_0402_50V8J 1 2
R243
2.2K_0402_5%
12
R4952.4K_0402_5%
1 2
L44
FBM-L11-160808-800LMT_0603
1 2
R49610K_0402_5%
12
U19
ALC883-LF_LQFP48
LINE2_L14
LINE2_R15
MIC2_R17
MIC2_L16
LINE1_L23
LINE1_R24
CD_L18
CD_R20
CD_GND19
MIC1_L21
MIC1_R22
SENSE A13
PCBEEP12
FRONT_OUT_L 35
FRONT_OUT_R 36
PIN37_VREFO 37
RESET#11
SYNC10
BIT_CLK 6
SDATA_OUT5
SDATA_IN 8
GPIO02GPIO13
LINE1_VREFO 29
MIC2_VREFO 30
MIC1_VREFO_L 28
VREF 27D
VDD
11
DVD
D2
9
AVD
D1
25
AVD
D2
38
MIC1_VREFO_R 32
SIDESURR_OUT_R 46
SPDIFI/EAPD47
SPDIFO48
DVSS14DVSS27
LINE2_VREFO 31
VAUX 33
SENSE B34
CEN_OUT 43
LFE_OUT 44
SIDESURR_OUT_L 45
JDREF 40
AVSS1 26AVSS2 42
SURR_OUT_L 39
SURR_OUT_R 41
C372
0.1U_0402_16V4Z
1
2
C358
0.1U_0402_16V4Z
1
2
C540
100P_0402_25V8K
1
2
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
MIC1_L
SPDIF_PLUG#
USB20_P2USB20_N2
USB20_N4USB20_P4
MIC1_R
SPDIF
SPDIF_PLUG#
SPKR-SPKR+SPKL-SPKL+
NBA_PLUG
SPDIF_PLUG#
INT_MIC_L
SPKR-
AMP_LEFT_RC
SHUTDOWN#
NBA_PLUG
SPKL-
BYPASS
SHUTDOWN#
VOLMAX
VOL_AMP
MUTE
SPKR+
SPKL+
AMP_RIGHT_RC
HP_LHP_R
MUTE
SPK_R-SPK_R+SPK_L-SPK_L+
VOL_AMP
SPDIF_PLUG#
EC_MUTE
EC_MUTE#
HP_LEFT_C
HP_RIGHT_C
+HP_VDD
HP_R
HP_L
SPDIF_PLUG#SPKR+SPKL+
INT_MIC_L
USB20_N2<20>USB20_P2<20>
USB20_N4<20>USB20_P4<20>
MIC1_R<28>
MIC1_L<28>
SPDIF<28>
AMP_LEFT<28>
AMP_RIGHT<28>
EC_MUTE<31>
HP_C_R<28>
HP_C_L<28>
HP_C_L<28>
HP_C_R<28>
+USB_VCCB
+5VSPDIF
+5VAMP+5VALW
+5VSPDIF
+5VAMP+5VAMP
+5VAMP
+5VAMP
+5VAMP
+5VAMP
+3VS
+3VS
Title
Size Document Number Rev
Date: Sheet o f
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
HEL80 LA-3161P 0.2
AMP & Audio JackCustom
29 43Thursday, February 23, 2006
2005/10/06 2006/10/06Compal Electronics, Inc.
Audio Jack/USB Conn.
Speaker Conn.20mil
20mil
11/10 modify pn to SP02000G100
20mil
W=40mil
SPDIF_PLUG# NBA_PLUG
Un-Plug
SPDIF_Plug_In
HP_Plug_In
H
L
L
L
H
H
11/10 Modify pn to SP02000BJ00
(0.65V -> 10dB )
R=1K, C=0.22U for HBQ6020mil
HPF Fc = 338Hz
BOM Structure
ALC883
AMPAPA
AMPHead Phone
C
HPA@
APA@
HP@HP
2005/12/12 Modified
2005/12/12 Modified
HEAD PHONE AMP
12/12 Modified
Int MIC Conn.15mil
PN : SP02000EZ00
2/16 Add for EMIC5341U_0603_10V4ZHPA@
12
+
C522 150U_D_6.3VM@1 2
MIC1
ACES_88231-02001
1122
GND3GND4
R502 10K_0402_5%
1 2
G
D
SQ26
2N7002_SOT23 @
2
13
C515 1U_0603_10V4Z
1 2
R50
61K
_040
2_1%
@1
2
C541
8P_0402_50V8K@
1
2
R535
0_0402_5%
APA@12
U38
MAX4411ETP+_TQFN20HPA@
C1P1
PGN
D2
C1N3
NC-4 4
PVss
5
NC-6 6
SVss
7
NC-8 8
OUTL 9
SVD
D10
INR15
SHDNR#14
INL13
NC-12 12
OUTR 11
NC-20 20
PVD
D19
SHDNL#18
SGN
D17
NC-16 16
+
C521 150U_D_6.3VM@1 2
R505
10K_0402_5%
12
R533
0_0402_5%
HP@12
U34
APA2068KAI-TRL_SOP16
VOLUME7
LOUT+ 11
ROUT+ 14LIN-6RIN-3
VDD10
GND 5
MUTE 1
VOLMAX8 ROUT- 16
LOUT- 9
BYPASS4
SE/BTL#13
SHUTDOWN# 2
GND 12
VDD15
PJP3
PAD-OPEN 3x3m
1 2
C516
0.1U_0402_16V4Z
1
2
C520 0.47U_0603_16V4Z
12
C5331U_0603_10V4ZHPA@
12
G
D
SQ282N7002_SOT23
2
13
L47 FBMA-11-100505-301T 0402
1 2
R50
71K
_040
2_1%
@1
2
R509
5.1K_0402_1%@
12
R5340_0402_5%
HP@
12
L46FBMA-11-100505-301T 0402
1 2
R514 0_0603_5%
1 2
C519 0.47U_0603_16V4Z
12
D26PSOT24C_SOT23
231
JP18
ACES_85204-0400ME@
1234
R504
10K_0402_5%
12
JP19
ACES_87213-2000ME@
11223344556677889910101111121213131414151516161717181819192020
G
D
S
Q27SI2301BDS_SOT23
2
13
L38
MBK1608301YZF_0603HPA@
12
C345
4.7U_0805_10V4Z
1
2
C532
1U_0603_10V4ZHPA@ 1
2
G
D
S
Q252N7002_SOT23
2
13
R5360_0402_5%
APA@
12
C517 0.1U_0402_16V4Z
12
C535
1U_0603_10V4ZHPA@1
2
C513
4.7U_0805_10V4Z
1
2
R512 0_0603_5%
1 2
G
DS
Q352N7002_SOT23HPA@
2
13
R516
100K_0402_5%
12
G
DS
Q342N7002_SOT23HPA@
2
13
R513 0_0603_5%
1 2
C354
0.1U_0402_16V4Z
1
2R511 0_0603_5%
1 2
C536
1U_0603_10V4ZHPA@ 1
2
R537100K_0402_5%HPA@
12
R508
1.5K_0402_1%
12
D27PSOT24C_SOT23
231
C514 1U_0603_10V4Z
1 2
R501 0_0402_5% 12
R523
100K_0402_5%
12
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
PCI_RST#
LPC_AD0
LPC_AD3
LPC_DRQ#0LPC_FRAME#
LPC_AD2LPC_AD1
SIRQ
LPC_AD[0..3]
PCI_AD2
PCI_AD3
PCI_AD0
PCI_AD7PCI_AD5
PCI_AD8
PCI_AD1
PCI_AD6PCI_AD4
PCI_AD9
PCI_CBE#1
PCI_CBE#3PCI_CBE#2
PCI_CBE#0
KSI[0..7]
KSO[0..15]
EC_TX
KSO1
KSO6
KSI0
KSI3
KSI7
KSO12KSO13
KSO3
KSO7
KSI6
KSO0
KSO10
KSO4KSO2
KSO5
KSO15
KSO11KSO14
KSO8
KSI5
KSO9
KSI4
KSI2
KSI1
51ON#
ON/OFF#ON/OFFBTN#
EC_ON
KSI4
KSO1
KSO6
KSI0
KSI3
KSI7KSI1
KSO12KSO13
KSO3
KSO7
KSI6
KSO0
KSO9
KSO10
KSO4KSO2
KSO5
KSO15
KSI2
KSO14KSO11
KSO8
KSI5
PCI_RST# <18,23,25>LPC_DRQ#0 <19>
CLK_PCI_DB <15>
LPC_FRAME# <19,31,35>
EC_ON<31>
ON/OFF# <31>
51ON# <34,36>ON/OFFBTN#<34>
CLK_14M_SIO <15>
PCI_RST# <18,23,25>PCI_FRAME# <18,23,25>PCI_TRDY# <18,23,25>
CLK_PCI_DB <15>
PCI_CBE#0 <18,23,25>
PCI_CBE#1 <18,23,25>PCI_CBE#2 <18,23,25>PCI_CBE#3 <18,23,25>
PCI_AD6 <18,23,25>
PCI_AD7 <18,23,25>PCI_AD8 <18,23,25>
PCI_AD3 <18,23,25>PCI_AD5 <18,23,25>
PCI_AD1 <18,23,25>PCI_AD0 <18,23,25>
PCI_AD4 <18,23,25>PCI_AD2 <18,23,25>
PCI_AD9 <18,23,25>
KSO[0..15] <31>
KSI[0..7] <31>
EC_TX<31>
SIRQ <20,23,31,35>
LPC_AD[0..3] <19,31,35>
+3VS
+5VS
+3VALW
+5VS
+5VALW
Title
Size Document Number Rev
Date: Sheet o f
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
HEL80 LA-3161P 0.2
KBD,ON/OFF,T/P,LED/B,DEBUGCustom
30 43Thursday, February 23, 2006
2005/10/06 2006/10/06Compal Electronics, Inc.
FOR LPC SIO DEBUG PORT
Power BTN
INT_KBD CONN.( TYPE "D" KB)
FOR PORT 80 DEBUG PORT EC DEBUG PORT
TOP Side
Bottom Side
Not lead free Not lead free
2005/12/21 Modified library pn:SP01000MZ002005/12/21 Modified footprint : ACES_88502-2501_25P
R140 10K_0402_5%
12
C111 100P_0402_50V8J@1 2
C127 100P_0402_50V8J@1 2D6
DAN202U_SC70
2
31
R268
10K_0402_5%
12
JP13
ACES_85202-2505L_25P_P111 22 33 44 55 66 77 88 99 1010 1111 1212 1313 1414 1515 1616 1717 1818 1919 2020 2121 2222 2323 2424 2525
JP26
ACES_85205-0400ME@
11223344
C122 100P_0402_50V8J@1 2
D4
RLZ20A_LL34
12
C104 100P_0402_50V8J@1 2
C119 100P_0402_50V8J@1 2
G
D
SQ11
2N7002_SOT23
2
13
C112 100P_0402_50V8J@1 2
R267
100K_0402_5%
12
C128 100P_0402_50V8J@1 2
C113 100P_0402_50V8J@1 2
J2 JOPEN@12
C105 100P_0402_50V8J@1 2C377
1000
P_04
02_5
0V7K
1
2
C120 100P_0402_50V8J@1 2
C106 100P_0402_50V8J@1 2
C125 100P_0402_50V8J@1 2
C118 100P_0402_50V8J@1 2
JP24
ACES_85201-20051 12 23 34 45 56 67 78 89 910 1011 1112 1213 1314 14
16 1617 1718 18
15 15
20 2019 19
C129 100P_0402_50V8J@1 2
C121 100P_0402_50V8J@1 2J5 JOPEN@
12
C116 100P_0402_50V8J@1 2
C124 100P_0402_50V8J@1 2
C115 100P_0402_50V8J@1 2
JP16
ACES_85201-2005ME@
1 12 23 34 45 56 67 78 89 9
10 1011 1112 1213 1314 14
16 1617 1718 18
15 15
20 2019 19
C110 100P_0402_50V8J@1 2
C123 100P_0402_50V8J@1 2
C109 100P_0402_50V8J@1 2
C117 100P_0402_50V8J@1 2
C126 100P_0402_50V8J@1 2
C114 100P_0402_50V8J@1 2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
SYSON
ECAGND
INTERNET#
KBA18
KBA14
FWR#
INVT_PWM
SKU_ID
SLP_S3#
KBA15
LID_SWITCH#
ADB3
RF_ON#
TP_DATA
LPC_AD2
EC_LID_OUT#
KBA2
SUSP#
VR_ON
EC_SMI#
EC
AG
ND
ADB4
EC_ON
FSEL#
KBA5
KBA3
PBTN_OUT#
FAN_SPEED1
EC_SMB_DA2
EC_THERM#
KBA0
KBA9
KBA11
IREF
DAC_BRIG
LPC_AD1
EC_SMB_DA1
KBA7
ADB2
ACOFF
CAPS_LED#
ON/OFF#
EC_PME#
KBA17
ADB0
CHARGE_LED0#
PWR_LED#
KBA13
LPC_AD3
KBA6
EC_SMB_CK2
EN_FAN1
SLP_S5#
FSTCHG
KBA4
KBA1
EC_SMB_CK1
BEEP#
TP_CLK
ADB6
KBA16
KBA12
FRD#
BATT_OVPBATT_TEMP
BKOFF#
ADB7
ADB5
KBA10
CRY2
CHARGE_LED1#
KBA8
EC_SCI#
ADB1
CRY1
LPC_AD0
EC_RSMRST#
EC_RST#
ACIN
ECAGND
KBA19
NUM_LED#
KSI0
KSO0
KSI1KSI2KSI3KSI4KSI5KSI6KSI7
KSO1KSO2KSO3KSO4KSO5KSO6KSO7KSO8KSO9KSO10KSO11KSO12KSO13KSO14KSO15
KSI[0..7]
KSO[0..15]
FSEL#
FRD#
EC_SMB_DA1
EC_SMB_CK1
TP_CLK
KBA5
KBA1
KBA4
TP_DATA
ADB[0..7]
KBA[0..19]
CRY1 CRY2
KILL_SW#
ICH_POK
EC_PME#
EMAIL#ENBKL
EC_TX
EC_MUTE
MB_ID
MB_ID
SCROLL_LED#
VGATE
SKU_ID
EC_MUTE
PROGRAM_BTN#
MODE#VOL_UP#VOL_DN#STOP#
BTPWR_ON#
EC_SMB_CK2
EC_SMB_DA2
INTERNET#
EMAIL#
RCIRRX
SIRQ<20,23,30,35>LPC_FRAME#<19,30,35>
EC_SMI#<20>
RF_ON# <27>
SYSON<33,35,40>
SUSP#<17,32,33,35,40,41>
VR_ON <42>
BKOFF#<16>FSEL# <32>
BATT_OVP <38>BATT_TEMP <37>
DAC_BRIG <16>EN_FAN1 <4>IREF <38>
INVT_PWM <16>
EC_LID_OUT#<20>EC_ON <30>
BEEP# <28>
ACOFF <36,38>
PBTN_OUT#<20>
PLT_RST#<7,17,18,20,22,26,27,35>
FAN_SPEED1 <4>
EC_THERM# <20>
SLP_S3#<20>
ON/OFF# <30>
SLP_S5#<20>
FWR# <32>FRD# <32>
FSTCHG <38>
EC_SCI#<20>
CHARGE_LED1#<34>
PWR_LED#<34>
POUT <42>
INTERNET# <34>
LPC_AD2<19,30,35>LPC_AD1<19,30,35>
LPC_AD3<19,30,35>
LPC_AD0<19,30,35>
PCI_CLKRUN#<20,35>
CLK_PCI_LPC<15>
TP_DATA <34>TP_CLK <34>
EC_SMB_CK2<4>
EC_SMB_CK1<32,37>EC_SMB_DA1<32,37>
EC_SMB_DA2<4>
LID_SWITCH#<33>
CAPS_LED#<34>
KB_RST#<19>GATEA20<19>
EC_RSMRST#<20>
ACIN <20,36>
NUM_LED#<34>
KSO[0..15]<30>KBA[0..19]<32>
ADB[0..7]<32>
CHARGE_LED0#<34>
KILL_SW# <33>
ICH_POK <7,20>
KSI[0..7]<30>
USER_DEFINED#<34>
PCI_PME#<18>
EMAIL# <34>
EC_MUTE <29>
ENBKL <16>
EC_TX<30>
SCROLL_LED#<34>
VGATE <15,20,42>
PROGRAM_BTN#<34>
VOL_UP# <34>VOL_DN# <34>STOP# <34>
MODE# <34>
SLP_S4#<20>
RCIRRX<35>
BTPWR_ON# <27>
+3VALW
+3VALW
+3VALW +EC_AVCC+EC_AVCC
+3VALW
+5VALW
+5VS
+3VALW
+3VALW
+3VALW
+3VS
+3VALW
+3VALW
+3VALW
Title
Size Document Number R ev
Date: Sheet o f
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
HEL80 LA-3161P 0.2
ENE-KB910LCustom
31 43Thursday, February 23, 2006
2005/10/06 2006/10/06Compal Electronics, Inc.
Ra
Rb
Analog Board ID definition,Please see page 3.
Ra
Rb
12/9 Modified with pin 35
For HEL81
Pin number90309719
Pin namePROGRAM_BTN#INTERNET#EMAIL#USER_DEFINED#
2/20 New pin defineUser-1User-2INTERNETEMAIL
2/20 New addedC
3270.1U
_0402_16V4Z
1
2
R416
100K_0402_5%
12
R240 1K_0402_5%
1 2
C334
10P_0402_50V8K
1
2
X132.768KHZ_12.5P_1TJS125DJ2A073
OU
T4
IN1
NC
3
NC
2
C233
0.1U_0402_16V4Z
1
2
C235
1000P_0402_50V
7K
1
2
R211 4.7K_0402_5%
1 2
R195 4.7K_0402_5%
1 2
R436
4.7K_0402_5%@ 1
2
C268 0.01U_0402_16V7K
12
C493
0.1U_0402_16V4Z
1
2
C335
10P_0402_50V8K
1
2
C316
0.1U_0402_16V
4Z
1
2
R148 0_0402_5%@1 2
C502
0.1U_0402_16V
4Z
1
2
Host
PS2 interface
DA output or GPO
SM BUS
PWR
FAN/PWM
INTERFACE
key Matrixscan
AD INtput or GPI
AddressBUS
DataBUS
U13
KB910L_LQFP144
LPC AD0/LAD012 LPC AD1/LAD110 LPC AD2/LAD29 LPC AD3/LAD36
PM_CLKRUN#/ CLKRUN#44
LPC_FRAME# / LFRAME#5 SERIRQ3
CLK_PCI_EC/PCICLK14
BATT LOW LED#/ E51MR0101
VC
C/ E
C V
CC
11V
CC
/ E
C V
CC
26
VC
C12
7V
CC
141
EC
_AV
CC
/ A
VC
C75
KSI0/GPIO3063KSI1/GPIO3164KSI2/GPI03265KSI3/GPIO3366KSI4/GPIO3467KSI5/GPI03568KSI6/GPIO3669KSI7/GPIO3770
KSO0/GPIO2047KSO1/GPIO2148KSO2/GPIO2249KSO3/GPIO2350KSO4/GPIO2451KSO5/GPIO2552KSO6/GPIO2653KSO7/GPIO2754KSO8/GPIO2855KSO9/GPIO2956KSO10/GPIO2A57KSO11/GPIO2B58KSO12/GPIO2C59KSO13/GPIO2D60KSO14/GPIO2E61KSO15/GPIO2F62
KBRST#/GPIO01/KBRST#2
PM SLP S3#/GPIO048 BKOFF#/GPIO037
PM SLP S05#/ GPIO0717
PSCLK1 91PSDAT1 92PSCLK2 93PSDAT2 94PSCLK3 95PSDAT3 96
LID SW#/ GPIO0A20SUSP#/GPIO0B21
XCLKO140XCLKI138
BATTEMP/AD0/GPIO38 71BATT OVP/AD1/GPIO39 72
ADP_I/AD2/GPIO3A 73AD BID0/AD3/GPIO3B 74
DAC_BRIG/DA0/GPIO3D 76EN DFAN1/DA1/GPIO3D 78
IREF2/DA2 79EN DFAN2/DA3/ GPIO3F 80
INVT_PWM/GPIO0F/PWM1 25BEEP#/GPIO10/PWM2 27
GPIO57/GPIO57 137
EC SMC1/GPIO44/SCL185
GPIO58/GPIO58 142GPIO59/GPIO59 143
EC SMC2/GPIO46/SCL287 EC SMD2/ GPIO47/SDA288
FAN SPEED1/GPIO14/FANFB1 32
FSEL#/SELMEM# 144
FAN SPEED2/GPIO15/FANFB2 33
GN
D13
GN
D28
GN
D39
GN
D10
3
EC RST#/ ECRST#42
AC IN/ GPIO1C 43
PCMRST#/GPIO1E 45WL OFF#/GPIO1F 46PBTN_OUT#/GPIO0C22
ONOFF/GPIO18 36
FRD#/RD# 135FWR#/WR# 136
BATT CHGI LED#/ E51CS#99
CAPS LED#/ E51TMR1100
EC ON/ GPIO1B 41
ACOFF/GPIO18/PWM4 31
ARROW LED#/ E51 INT0102
OUT BEEP/GPIO12/PWM3 30
ADB0/D0 125ADB1/D1 126ADB2/D2 128ADB3/ D3 130ADB4/D4 131
KBA0/A0 111KBA1/A1 112KBA2/A2 113KBA3/A3 114KBA4/A4 115
KBA13/A13 124KBA12/A12 123
KBA5/A5 116KBA6/A6 117KBA7/A7 118
KBA11/A11 122KBA10/A10 121
KBA14/A14 110KBA15/A15 109KBA16/A16 108KBA17/A17 107KBA18/A18 106KBA19/A19 98
KBA8/A8 119KBA9/A9 120
GA20/ GPIO00/GA201
VC
C /
EC
VC
C37
VC
C /
EC
VC
C10
5
AG
ND
77
GN
D12
9G
ND
139
PCIRST#15
EC URXD/KSO16/GPIO4889EC UTXD/KSO17/GPIO4990
ADB5/D5 132ADB6/D6 133ADB7/D7 134
EC_RSMRST#/ GPIO024
EC LID OUT#/GPIO0616
EC SMI#/GPIO0818EC SWI#/GPIO0919
EC PME#/GPIO0D23
ECTHERM#/GPIO11 29
SYSON/GPIO56/ E51 INT1104
ALI/MH#/GPIO40 81FSTCHG/GPIO41 82
VR ON/ GPIO42 83
SELIO2#/ GPIO43 84
EC SMD1/GPIO44/SDA186
SELIO#/ GPIO50 97
PWRLED#/ GPIO1938
PCM_SPK#/EMAIL_LED#/ GPIO1634SB_SPKR/PWR_SUSP_LED#/ GPIO1735
NUMLED#/ GPIO1A40
EC SCI#/SCI#/GPIO0E24
R446 0_0402_5% 1 2
R444 4.7K_0402_5%
1 2
R159
0_0402_5%14W@ 1
2
C276
1000P_0402_50V
7K
1
2
R174 10K_0402_5%
1 2
R242
20M_0603_5%@
R143 47K_0402_5%
1 2
R166
100K_0402_5%15W@ 1
2
R529 10K_0402_5%
1 2
R452 4.7K_0402_5%
1 2
R202
4.7K_0402_5%@1
2
L5FBM-L11-160808-800LMT_0603
1 2
R238 1K_0402_5%
1 2
R440
10K_0402_5%@
12
C244 0.1U_0402_16V4Z
1 2
R465 10_0402_5%@12
T23PAD
RP17
100K_1206_8P4R_5%
1 82 73 64 5
L6FBM-L11-160808-800LMT_0603
1 2
R191 4.7K_0402_5%
1 2 R216 4.7K_0402_5%
1 2
C50022P_0402_50V8J@
12
C261
1000P_0402_50V7K
1
2
C328
0.1U_0402_16V
4Z
1
2
C496
100P_0402_50V8J@
1
2
R239 1K_0402_5%
1 2
R530 10K_0402_5%
1 2
R420
8.2K_0402_5%
UMA@
R420
0_0402_5%VGA@ 1
2
C255
0.1U_0402_16V4Z
1
2
R460 0_0402_5% 1 2
C495
100P_0402_50V8J@
1
2
RESET#FWE#
FSEL#
FRD#ADB0
ADB3
ADB1ADB2
ADB7
ADB4
ADB6ADB5
KBA0
INT_FLASH_EN#SB_INT_FLASH_SEL
KBA2KBA1
KBA5
KBA3KBA4
KBA7
KBA10
KBA6
KBA8
KBA11KBA9
KBA14
KBA12
KBA15KBA17
KBA19
KBA16
KBA18
KBA13
KBA0
FRD#FWE#
INT_FSEL#
KBA1KBA2KBA3
KBA6
KBA10
KBA4KBA5
KBA7
KBA9
KBA15KBA14
KBA8
KBA13
KBA11
KBA16KBA17
ADB0
KBA18KBA19
KBA12
ADB1
ADB3ADB2
ADB4
RESET#
ADB6ADB7
ADB5
ADB[0..7]
KBA[0..19]
FWE#
INT_FLASH_EN#
INT_FSEL#FSEL#
EC_SMB_CK1<31,37>EC_SMB_DA1<31,37>
FWR# <31>
ADB[0..7]<31>
KBA[0..19]<31>
FRD#<31>
EC_FLASH# <20>
SUSP# <17,31,33,35,40,41>
SB_INT_FLASH_SEL<20>
FSEL#<31>
+5VALW
+5VALW
+3VALW+3VALW
+3VALW
+3VALW
+3VALW
+3VALW
+3VALW
Title
Size Document Number Rev
Date: Sheet o f
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
HEL80 LA-3161P 0.2
BIOS & EC I/O PortCustom
32 43Thursday, February 23, 2006
2005/10/06 2006/10/06Compal Electronics, Inc.
SB_INT_FLASH_SEL tie to ATI SBGPIO1 and pull down
1MB ROM Socket1MB Flash ROM
FOR DEBUG ONLY
Not Lead Free
12/9 Modified BOM Structure
C489 0.1U_0402_16V4Z 1 2
JP27
SUYIN_80065AR-040G2T
1 23 45 67 89 1011 1213 1415 1617 1819 2021 2223 2425 2627 2829 3031 3233 3435 3637 3839 40
U29
SN74AHCT1G125DCKR_SC70-5
A2 Y 4OE#
1
G3
P5
R488
100K_0402_5%
12
R391 100K_0402_5% 1 2
R493100K_0402_5%
12
R392 22_0402_5% 1 2
G
D S
Q232N7002_SOT23
2
1 3
U32
SST39VF080-70_TSOP40
A021A120A219A318A417A516A615A714A88A97A1036A116A125A134A143A152A161
A1813
CE#22OE#24
D0 25D1 26D2 27D3 28D4 32D5 33D6 34D7 35
GND1 39
A1740
WE#9
VCC1 30VCC0 31
GND0 23
A1937
NC0 29NC1 38
NC 11RP# 10
READY/BUSY# 12
U31
AT24C16N10SC-2.7_SO8
A0 1A1 2
SDA5 SCL6
VCC8
A2 3GND 4
WP7
U33NC7SZ32P5X_NL_SC70-5
B 2
A 1Y4
G3
Vcc
5
R459
100K_0402_5%
12
C491
0.1U_0402_16V4Z
1
2
R396 0_0402_5%@1 2
R489
100K_0402_5%
1 2
C508
0.1U_0402_16V4Z
1 2
C497 0.1U_0402_16V4Z
1 2
R390
10K_0402_5%
12
A
A
B
B
C
C
D
D
E
E
F
F
G
G
H
H
I
I
J
J
1 1
2 2
3 3
4 4
5 5
6 6
7 7
8 8
SUSP
SUSPSYSON#
SUSP
SUSP
SYSON#
SUSP
SUSPSUSP
SUSP
USB20_P5USB20_N5
FPR_SW
USB20_P3USB20_N3
SYSON<31,35,40> SUSP#<17,31,32,35,40,41>
SUSP<41>
USB20_N3<20>USB20_P3<20>
USB20_N5<20>USB20_P5<20>
KILL_SW#<31>
LID_SWITCH# <31>
+5VALW +5VALW
+3VALW+3VS
+2.5VS+1.8V+0.9VS+5VS
+VSB
+5VALW +5VS +1.8V+1.8VS
+1.8VS
+VSB +VSB
+3VALW
+5VS
+3VS
+3VS
Title
Size Document Number Rev
Date: Sheet o f
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
HEL80 LA-3161P 0.2
DC/DC CircuitCustom
33 43Thursday, February 23, 2006
2005/10/06 2006/10/06Compal Electronics, Inc.
+5VALW to +5VS Transfer +3VALW to +3VS Transfer +1.8V to +1.8VS Transfer
AOS 4422 AOS 4422AOS 4422
LID SwitchCMOS Camera Conn
For EMI
Finger Print board + MP3 Module CONN.
KILL_SW#
Kill Switch
ACES
12/9 Change to SA032120010
R141 0_0402_5% 1 2
R528
10K_0402_5%
12
U6
A3212ELHLT-T_SOT23W-3
VDD
2
OUTPUT 3
GN
D1
G
D
S Q172N7002_SOT23
2
13
U37
SI4800BDY_SO8
S 1S 2S 3G 4
D8D7D6D5
R271
47K_0402_5%
12
C223
0.1U_0402_16V4Z
1
2
G
D
S
Q182N7002_SOT23
2
13
R295
470_0603_5%@1
2
T15 PAD
C349
10U_0805_10V4Z
1
2
U15
SI4800BDY_SO8
S 1S 2S 3G 4
D8D7D6D5
C408
10U_0805_10V4Z
1
2
C530
0.1U_0603_25V7K
1
2
G
D
S Q162N7002_SOT23
2
13
R236
47K_0402_5%
12
C348
0.1U_0402_16V4Z
1
2
D19PSOT24C_SOT23@
2 31
C385
4.7U_0805_10V4Z@
1
2
R296
470_0603_5%@1
2
C528
10U_0805_10V4Z
1
2
R527
470_0603_5%@1
2
R269 10K_0402_5%
12
G
D
S
Q122N7002_SOT23
2
13
R304
33K_0402_5%
C169
4.7U_0805_10V4Z@
1
2
C386
0.1U_0402_16V4Z
1
2
G
D
S
Q92N7002_SOT23
2
13
JP14
ACES_85202-0605L
11 22 33 44 55 66G1 7G2 8
R62
470_0603_5%@1
2
G
D
S Q32N7002_SOT23
2
13
C3260.1U_0603_25V7K
1
2
C170
0.1U_0402_16V4Z
1
2
C346
10U_0805_10V4Z
1
2
SW5
1BS003-1211L_3P
11
22
33
C529
10U_0805_10V4Z
1
2
G
D
S
Q312N7002_SOT23
2
13
U25
SI4800BDY_SO8
S 1S 2S 3G 4
D8D7D6D5C527
0.1U_0402_16V4Z
1
2
G
D
S Q302N7002_SOT23
2
13
JP11
ACES_88266-05001ME@
GND27 GND16
1122334455
G
D
S
Q322N7002_SOT23
2
13
C4070.1U_0603_25V7K
1
2
R151 100K_0402_5%
1 2
C145
10U_0805_10V4Z
1
2
G
D
S Q292N7002_SOT23
2
13
C242
10P_0402_50V8K 1
2
R525
10K_0402_5%
12
D14PSOT24C_SOT23@
231
R526
470_0603_5%@1
2
C155
0.1U_0402_16V4Z
1
2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
CHARGE1
CHARGE0
USB_OC#0
ON/OFFBTN#
SATA_LED#
PIDE_LED#
USB_OC#2
PWR_LED#
51ON#VOL_UP#VOL_DN#STOP#
MODE_BTN#
3IN1_LED#<23>
WIRELESS_LED#<27>
CHARGE_LED0#<31>
CHARGE_LED1#<31>
BTON_LED#<27>
USB_OC#0 <20>
USB20_N0<20>USB20_P0<20>
TP_DATA <31>TP_CLK <31>
CAPS_LED#<31>
ON/OFFBTN#<30>
EMAIL#<31>
NUM_LED#<31>
SATA_LED#<19>
PIDE_LED#<22>
PROGRAM_BTN#<31>
USER_DEFINED#<31>
USB_OC#2 <20>
SCROLL_LED#<31>INTERNET#<31>
PWR_LED#<31>
VOL_UP# <31>
STOP# <31>
MODE# <31>
51ON# <30,36>
PWR_LED#<31>
SWL# <35>SWR# <35>
VOL_DN# <31>
+5VALW
+5VS
+USB_VCCA
+USB_VCCA
+5VS
+5VS
+3VS
+USB_VCCB+5VS
+5VS
+3VS
+3VALW
+3VALW
+3VALW
+5VALW
+3VALW
+5VS
+5VS
+5VS
Title
Size Document Number Rev
Date: Sheet o f
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
HEL80 LA-3161P 0.2
INDICATE LEDCustom
34 43Thursday, February 23, 2006
2005/10/06 2006/10/06Compal Electronics, Inc.
USB Port T/P Board
Switch Board CONN.
IOMP Board
2/20 Modified
AMBER_LED#
D11
HT-110UYG-CT_YEL/GRNVALUE@
21
G
D
SQ372N7002_SOT23-3
2
13
C168
0.1U_0402_16V4Z
1
2
R272
300_0402_5%
1 2
JP12
ACES_85202-1405L
11223344556677889910101111121213131414 G1 15
G2 16
R273 300_0402_5%
1 2
U20NC7SZ08P5X_NL_SC70-5
B2
A1 Y 4
P5
G3
R7 100K_0402_5%
1 2
JP43
ACES_85202-0605L
1 12 23 34 45 56 6G17
G28
G
D
SQ392N7002_SOT23-3
2
13
JP5
ACES_85202-0605L
1 12 23 34 45 56 6G17
G28
C526
4.7U_0805_10V4Z
1
2
R274 300_0402_5%
1 2
R545
10K_0402_5%
12
C203
0.1U_0402_16V4Z
1
2
JP44
SUYIN_020173MR004G565ZRME@
VCC1D-2D+3GND4
GND15GND26GND37GND48
R544
10K_0402_5%
12C525
1000P_0402_50V7K@
1
2
D9
HT-110UYG-CT_YEL/GRNVALUE@
21
D1
DAN202U_SC70IOMP@
2
31
G
D
S
Q382N7002_SOT23-3
2
13
D11
White LEDHIGH@
R276 300_0402_5%
1 2
U21NC7SZ08P5X_NL_SC70-5
B2
A1 Y 4
P5
G3
R8 100K_0402_5%
1 2
R6 100K_0402_5%
1 2
+C194
150U_D_6.3VM
1
2
G
D
S
Q362N7002_SOT23-3
2
13
C418
10P_0402_50V8K@1
2
R543
10K_0402_5%
12
U36
G528_SO8
GND1IN2
FLG 5OUT 6
OUT 8
IN3EN#4
OUT 7
G
D
SQ412N7002_SOT23-3
2
13
U3
G528_SO8
GND1IN2
FLG 5OUT 6
OUT 8
IN3EN#4
OUT 7
C419
10P_0402_50V8K@ 1
2
D7
White LEDHIGH@
C190
1000P_0402_50V7K@
1
2
R277
300_0402_5%
1 2
D8
HT-110UD_1204
1 2
D10
HT-210UD/UYG_AMB/GRN
1
3
2
D20PSOT24C_SOT23
@
231
D7
HT-110UYG-CT_YEL/GRNVALUE@
21
C173
1000P_0402_50V7K
1
2
R5 100K_0402_5%
1 2
G
D
S
Q402N7002_SOT23-3
2
13
R275
300_0402_5%
1 2
D9
White LEDHIGH@
A
A
B
B
C
C
D
D
E
E
F
F
G
G
H
H
I
I
J
J
1 1
2 2
3 3
4 4
5 5
6 6
7 7
8 8
SUSP#SYSON
PERST1#RCLKEN1
CP_PE#
PLT_RST#
CP_USB#PERST1#
CLKREQ1#
CP_USB#
RCLKEN1
CLKREQ1#
CP_PE#
PCI_CLKRUN#
TPM_XTALO
LPC_AD2
TPM_XTALO
PLT_RST#
LPC_AD1
CLK_PCI_TPM
SIRQ
CLK_PCI_TPM
TPM_XTALI
TPM_XTALI
LPC_AD3
LPC_AD0
LPC_FRAME#
SWL#
SWR#
SWL#
SWR#SWR#
SWL#
RCIRRX
ICH_PCIE_WAKE#<20,26,27>
USB20_P6<20>USB20_N6<20>
CLK_PCIE_NC1#<15>CLK_PCIE_NC1<15>
PLT_RST#<7,17,18,20,22,26,27,31>
CLKREQ_NC# <15>
SYSON<31,33,40>SUSP#<17,31,32,33,40,41>
PCIE_RXN4<20>
PCIE_TXN4<20>PCIE_TXP4<20>
PCIE_RXP4<20>
ICH_SMBDATA<15,20,27>ICH_SMBCLK<15,20,27>
SUS_STAT# <20>
PLT_RST#<7,17,18,20,22,26,27,31>
CLK_PCI_TPM<15>
LPC_AD2<19,30,31>
LPC_AD0<19,30,31>
LPC_AD3<19,30,31>
LPC_AD1<19,30,31>
SIRQ<20,23,30,31>PCI_CLKRUN#<20,31>
LPC_FRAME#<19,30,31>SWL#<34>
SWR#<34>
RCIRRX <31>
+3VALW_CARD1 +3VS_CARD1 +1.5VS_CARD1
+3VALW_CARD1
+1.5VS
+3VALW
+3VS_CARD1
+1.5VS_CARD1
+3VS
+3VS
+3VALW_CARD1
+3VS_CARD1
+1.5VS_CARD1
+3VS +3VS
+3VS +1.5VS+3VALW
+3VALW
+3VS
+3VS
+3VALW
+3VS
+3VALW
Title
Size Document Number Rev
Date: Sheet o f
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
HEL80 LA-3161P 0.2
New cardCustom
35 43Thursday, February 23, 2006
2005/10/06 2006/10/06Compal Electronics, Inc.
60mils
New Card Power Switch
40mil
40mil
Imax = 1.35A Imax = 0.75AImax = 0.275A
(NEW)
New Card Socket (Left)
Note : TPM IC Lead free status is MN
*0 = 02Eh
Base I/O Address
TPM 1.2
1 = 04Eh
2005/11/4 Modified library pn:SP02000JC00
Left switch
NOT LEAD-FREE
Left switch
NOT LEAD-FREE
Right Switch
NOT LEAD-FREE
Right Switch
NOT LEAD-FREE
2005/12/9 Modified footprint to FOX_1CX43201_26P_LB
12/9 Modified to @
CIR
Update Part Number to SCR36236000CIR
SW2
SMT1-05_4PHIGH@
3
2
1
4
56
R520 0_0402_5%TPM@1 2
C379
1000P_0402_50V7KCIR@
1
2
U14NC7SZ32P5X_NL_SC70-5
B2
A1 Y 4
G3
Vcc
5
SW4
SMT1-05_4PVALUE@
3
2
1
4
56
C271
10U_0805_10V4Z
1
2
C52318P_0402_50V8J
TPM@
1 2
ESD3@
21
SW1
SMT1-05_4PHIGH@
3
2
1
4
56
R51
910
M_0
402_
5%TP
M@ 1
2
R270
100_0805_5%CIR@
12
C273
10U_0805_10V4Z
1
2
SW3
SMT1-05_4PVALUE@
3
2
1
4
56
R5214.7K_0402_5%@
12
C293
10U_0805_10V4Z
1
2
C52418P_0402_50V8J
TPM@
1 2
IR1
TSOP36236TR_4PCIR@
GND1 Vs3 OUT 4GND 2
JP41
FOXCONN 1CH4310C 26P P1 EXP_RVS
GND1USB_D-2USB_D+3CPUSB#4RSV5RSV6SMB_CLK7SMB_DATA8+1.5V9+1.5V10WAKE#11+3.3VAUX12PERST#13+3.3V14+3.3V15CLKREQ#16CPPE#17REFCLK-18REFCLK+19GND20PERn021PERp022GND23PETn024PETp025GND26
GND27GND28
R168 100K_0402_5%
1 2
ESD4@
21
R522 4.7K_0402_5%TPM@1 2
U12
TPS2231PWPR_PWP24
GN
D11
OC# 23
3.3Vin153.3Vin26
1.5Vin1181.5Vin219
3.3Vaux_in21
3.3Vout1 73.3Vout2 8
Aux_out 20
1.5Vout1 161.5Vout2 17
CPUSB#14CPPE#15STBY#4SHDN#3 RCLKEN 22
PERST# 9
NC
11
NC
210
NC
312
NC
413
NC
524
SYSRST#2
C312
10U_0805_10V4Z
1
2
C253
10U_0805_10V4Z
1
2
R5244.7K_0402_5%TPM@
12
C274
10U_0805_10V4Z
1
2
C262
0.1U_0402_16V4Z
1
2
C380
4.7U_0805_10V4ZCIR@
1
2
R234
10K_0402_5%
12
C286
0.1U_0402_16V4Z
1
2
R163 100K_0402_5%
1 2
R232
10K_0402_5%
12
X2
32.768KHZ_12.5P_1TJS125DJ2A073TPM@OUT4
IN1
NC 3
NC 2
G
D
S
Q102N7002_SOT23
2
13
PSOT24C_SOT23 D5
2
31
ESD1@
21
C324
0.1U_0402_16V4Z
1
2
R51010_0402_5%@
12
ESD2@
21
TPMSLB 9635 TT 1.1
U35
SLB-9635-TT-1.2_TSSOP28TPM@
GN
D4
GN
D11
GN
D18
GN
D25
VDD
24VD
D19
LAD026LAD123LAD220LAD317
LCLK21LFRAME#22LRESET#16SERIRQ27CLKRUN#15PP7 NC 1
NC 3NC 12
VDD
10
VSB
5
TESTB1/BADD 9TEST1 8
GPIO 6
XTALO 14XTALI 13
LPCPD# 28
GPIO2 2
C280
0.1U_0402_16V4Z
1
2
C51815P_0402_50V8J@
1
2
A
A
B
B
C
C
D
D
1 1
2 2
3 3
4 4
PR
G++
CHGRTCP
PACINACOFF<31,38>
ACON<38>MAINPWON<37,39>
PACIN <38>
51ON#<30,34>
PACIN <38>
ACIN <20,31>
+CHGRTC
B+
VS
RTCVREF
VIN
VL
VS
+5VALWP
+3VALWP
+5VALW
+3VALW
+5VALWP
+1.8VP +1.8V
+0.9VS+0.9VSP
+VCCP+1.05VSP
+1.5VS+1.5VSP
+VSBP +VSB
RTCVREFBATT+
VIN
VIN
RTCVREF
VS
VS
ADPIN
+2.5VS+2.5VSP
VS
Title
Size Document Number Rev
Date: Sheet o f
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
0.2
DCIN/DECTORB
36 43Thursday, February 23, 2006
2005/10/17 2006/10/17Compal Electronics, Inc.
3.3V
Precharge detector Min. typ. Max.
H-->L 14.589V 14.84V 15.243V L-->H 15.562V 15.97V 16.388V
ACIN
(5A,200mils ,Via NO.= 10)
(5A,200mils ,Via NO.= 10)
(4.5A,180mils ,Via NO.= 9)
(6A,240mils ,Via NO.=12) (6A,240mils ,Via NO.= 12)
(0.3A,40mils ,Via NO.= 2)
(0.3A,40mils ,Via NO.= 2)
BATT ONLY
L-->H 7.196V 7.349V 7.505V
Precharge detector Min. typ. Max.
H-->L 6.138V 6.214V 6.359V
Vin Detector
High 18.764 17.901 17.063Low 17.745 16.9 16.03
3.3V
PJ1PAD-OPEN 3x3m
21
PD
4R
LS41
48_L
LDS
2
12
PR81K_1206_5%
1 2
PR
1420
K_0
402_
1%
12
PR
2068
_120
6_5%
1
2
PC
60.
1U_0
402_
16V
7K
12
PC1310.01U_0402_25V7K
1 2
PC
210
0P_0
402_
50V
8J
12
PJ11PAD-OPEN 3x3m
1 2
PQ3DTC115EUA_SC70
2
13
PU2G920AT24U_SOT89
IN 2
GND
1
OUT3
PR2834K_0402_1%
12
PR2947K_0402_5%
12
PR
710
0K_0
402_
5%
12
PR
1510
K_0
402_
1%
12
PC
101U
_080
5_25
V4Z
12
PJ8PAD-OPEN 3x3m
1 2
PD
1R
LZ24
B_L
L34
12
PC
70.
01U
_040
2_25
V7K
12
PJ2 PAD-OPEN 3x3m1 2
PD5RB751V-40TE17_SOD323-2
12
PR
2419
1K_0
402_
1%
12
PR23200_0805_5%
12
PR1610K_0402_1%
12
PJP1JST_B5B-EH-A(LF)(SN)@
1 1
3 3
4 4
2 2
5 5
PR17510K_0402_1%
1 2
PR110_0402_5%
1 2
PU1ALM393DG_SO8
+3
-2 O 1
P8
G4
PC
310
0P_0
402_
50V
8J
12
PR51M_0402_1%
1 2
PC
510
00P
_040
2_50
V7K
12
PR1222K_0402_1%
1 2
PR
1910
0K_0
402_
1%
12
PJ3PAD-OPEN 3x3m
1 2
PJ7PAD-OPEN 3x3m
1 2
PQ6DTC115EUA_SC70
2
13
PR21560_0603_5%
1 2
PR31K_1206_5%
1 2
PR
1310
0K_0
402_
5%
12
PR
110
_120
6_5%
12
PR
3066
.5K
_040
2_1%
@
12
PC
456
0P_0
402_
50V
7K
12
PC
80.
1U_0
603_
25V
7K
12
PR
1084
.5K
_040
2_1%
12
PD6RB715F_SOT323
2
31PQ4
TP0610K-T1-E3_SOT23
2
13
PJ6PAD-OPEN 3x3m
1 2
PU1BLM393DG_SO8
+ 5
- 6O7
P8
G4
PJ4PAD-OPEN 3x3m
1 2
PD
3R
LZ4.
3B_L
L34
12
PR172.2M_0402_5%
12
PR
910
K_0
402_
1%
12
PC
156
0P_0
402_
50V
7K
12
PQ1TP0610K-T1-E3_SOT23
2
13
PR
1849
9K_0
402_
1%
12
PC
120.
22U
_120
6_25
V7K
12
PD2RLS4148_LLDS2
12
PR
267
68_1
206_
5%
12
PR41K_1206_5%
1 2
PL17FBMA-L18-453215-900LMA90T_1812
1 2
PR
610
0K_0
402_
5%
12
PR21K_1206_5%
1 2
G
D
S
PQ5RHU002N06_SOT323
2
13
PR
2610
0K_0
402_
5%
12
PR
2549
9K_0
402_
1%
12P
C9
1000
P_0
402_
50V
7K
12
PQ2DTC115EUA_SC70
2
13
PC
130.
1U_0
603_
25V
7K
12PR27
22K_0402_1%
1 2
PC
114.
7U_0
805_
6.3V
6K
12
PR22560_0603_5%
1 2
A
A
B
B
C
C
D
D
1 1
2 2
3 3
4 4
TM_REF1
TS_A
EC_SMCAEC_SMDA
CNT2CNT1
BATT++
GND
SPOK<39>
MAINPWON <36,39>
BATT_TEMP <31>
EC_SMB_CK1 <31,32>
EC_SMB_DA1 <31,32>
B+ +VSBP
VL
VL
VL
VS
VL
VS
+3VALWP
BATT++
BATT+
+3VALWP
+3VALWP
Title
Size Document Number Rev
Date: Sheet o f
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
0.1
BATTERY CONN. / OTPB
37 43Thursday, February 23, 2006
2005/10/17 2006/10/17Compal Electronics, Inc.
Recovery at 70 degree CCPU thermal protection at 85 degree CPH1 under CPU botten side :
PC
1410
00P
_060
3_50
V7K
12
PR1761K_0402_1%
12
PC
170.
1U_0
603_
25V
7K
12
PR
3215
0K_0
402_
1%
12
PR
4110
0K_0
402_
5%
12
PR
4310
0K_0
402_
5%
12
PQ7TP0610K-T1-E3_SOT23
2
13
PR178100K_0402_5%@
1 2
PC
220.
1U_0
402_
16V
7K
12
PC
200.
22U
_120
6_25
V7K
12
PC
210.
1U_0
603_
25V
7K
12
PR177
100K_0402_5%@
1 2
PJ13PAD-OPEN 3x3m
1 2
PR440_0402_5%
1 2
PU3ALM393DG_SO8
+3
-2 O 1
P8
G4
PR
381K
_040
2_1%
12
PJP2SUYIN_200275MR009G180ZR
1 1
3 34 45 56 6
9 9
2 2
7 78 8
G1 10G2 11 P
R26
80_
0402
_5%
12
PR366.49K_0402_1%
1 2
PR3761.9K_0603_1%
1 2
PC
191U
_060
3_6.
3V6M
12
G
D
S PQ8RHU002N06_SOT323
2
13
PR39150K_0402_1%
12
PH
110
0K_0
603_
1%_T
H11
-4H
104F
T
12
PU3BLM393DG_SO8
+5
-6 O 7
P8
G4
PC
1810
00P
_040
2_50
V7K
12
PR
4015
0K_0
402_
1%
12
PR4222K_0402_1%
1 2
PC
1510
00P
_060
3_50
V7K
12
PR
3110
0_04
02_1
%
12
PR34442K_0603_1%
1 2
PC
160.
01U
_060
3_50
V7K
12
PR
3310
.7K
_040
2_1%
12
PR
3510
0_04
02_1
%
12
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
ACOFF
MB39A126
MB39A126
ACOFF#
LXC
HR
G
ACOFF#
CS
P3
BATT+
CS
MB39A126
PACIN<36>
ACON<36>
BATT_OVP<31>
IREF <31>
ACOFF <31,36>
FSTCHG<31>
B+
CHG_B+VIN
BATT+
P2
BATT+
VS
P2
VIN
VIN
+3VALWP
VS
Title
Size Document Number Rev
Date: Sheet o f
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
0.1
PWR-ChargerB
38 43Thursday, February 23, 2006
2005/10/17 2006/10/17Compal Electronics, Inc.
Charger
Charge voltage3S CC-CV MODE : 12.6VSEL is L
IREF=0.466~2.8V
Iadp=0~3.71A
IREF=0.932*Icharge
CC=3A
(100K/(100K+133K))*2.8V=1.2V
1.2/(20*0.02)=3A
CP Point=4.3A
5V*(10K/(28.7k+10k))=1.292V
1.292V/(15*0.02)=4.3A
Fosc=14100/Rt=14100/47=300KHz
BATT-OVP=0.111*BATT+LI-3S :13.5V----BATT-OVP=1.5V
Iadp=0~4.3A75W PR45=0.02_2512_1% PR54=23.7K_0402_1%90W PR45=0.15_2512_1% PR54=28.7K_0402_1%
PC4010P_0402_50V8J
1 2
47K
47K
PQ12DTA144EUA_SC70
2
13
PR
7210
5K_0
402_
1%
12
PC
270.
1U_0
603_
25V7
K
12
PR
6834
0K_0
402_
1%
12
PR5110K_0402_1%
1 2
PU4MB39A126PFV-ER_SSOP24
-INC21
OUTC22
+INE23
-INE24
+INC2 24
GND 23
CS 22
VCC 21
ACOK5
VREF6
ACIN7
-INE18
+INE19
OUTC110
SEL11
-INC112
OUT 20
VH 19
XACOK 18
RT 17
-INE3 16
FB123 15
CTL 14
+INC1 13
PR
6747
K_04
02_5
%
12
PR450.015_2512_1%
1
3
4
2
PC300.1U_0603_25V7K
1 2
PR560.02_2512_1%
4
2
1
3
PQ10AO4407_SO8
3 65
78
2
4
1
PC290.22U_0603_16V7K
1 2
PC
234.
7U_1
206_
25V6
K
12
PR
6310
0K_0
402_
1%
12
PL18FBMA-L18-453215-900LMA90T_1812
1 2
PC
364.
7U_1
206_
25V6
K
12
PR
4747
K_04
02_5
%
12
PQ18DTC115EUA_SC70
2
13
PD12RLS4148_LLDS2
1 2
PR
5947
K_04
02_5
%
12
G
D
S PQ17RHU002N06_SOT323
2
13
PC
420.
01U
_040
2_25
V7K
12
PC
244.
7U_1
206_
25V6
K
12
PC320.1U_0603_25V7K
1 2
PC
330.
22U
_060
3_16
V7K
12
PR
6447
K_04
02_5
%
12
PR60133K_0402_1%
1 2
PR4847K_0402_1%
1 2
PC
430.
01U
_040
2_25
V7K
12
PC
384.
7U_1
206_
25V6
K
12
PR
6949
9K_0
402_
1%
12
PR6110K_0402_1%
12
PQ11AO4407_SO8
3 65
78
2
4
1
PC
2622
00P_
0402
_50V
7K
12
PQ9AO4407_SO8
365
78
2
4
1
PU12B
LM358ADR_SO8
+ 5
- 607P
8G
4
PC
250.
1U_0
603_
25V7
K
12
PC4147P_0402_50V8J
1 2
PR5847K_0402_1%
1 2
PR571K_0402_1%
1 2
EC
31Q
S04
PD
11
12
PR
5310
K_04
02_1
%
1
2
PR
490_
0603
_5%
12
PR
5515
0K_0
402_
1%
1
2
PQ13AO4407_SO8
365 7 8
2
4
1
G
D
SPQ16RHU002N06_SOT323
2
13
PQ19DTC115EUA_SC70
2
13
PU12A
LM358ADR_SO8
+ 3
- 201
P8
G4
PC284700P_0402_25V7K
1 2
PR
5428
.7K_
0402
_1%
12
PC
390.
01U
_040
2_25
V7K
12
PC
374.
7U_1
206_
25V6
K
12
PQ15DTC115EUA_SC70
2
13
PL510U_LF919AS-100M-P3_4.5A_20%
1 2
PC
310.
01U
_040
2_25
V7K
12
PR52100K_0402_1%
12
PR
4620
0K_0
402_
1%
12
PR6622K_0402_1% 1 2
PC351500P_0603_50V7K
1 2
PR
5010
K_04
02_1
%
12
PC342200P_0402_50V7K
1 2
PR6233K_0402_1%
1 2
EC
31Q
S04
PD
10
12
PQ14DTC115EUA_SC70
2
13
PR
650_
0402
_5%
12
A
A
B
B
C
C
D
D
1 1
2 2
3 3
4 4
2VREF_1999
LX5
BST3A
BST3BBST5B
DH5
BST5A
DH3
3HG
DL3
LX3
DL5
5HG
MAINPWON <36,37>
SPOK<37>
B+++
+3VALWP
VL
+5VALWP
B+
VL
2VREF_1999
VS
B+++
B+++
Title
Size Document Number Rev
Date: Sheet o f
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
0.1
+5VALWP/+3VALWPCustom
39 43Thursday, February 23, 2006
2005/10/17 2006/10/17Compal Electronics, Inc.
+3.3V Ipeak = 6.66A ~ 10A
+5V Ipeak = 6.66A ~ 10A
PD13
CHP202UPT_SOT323-3
231
PU6
MAX8734AEEI+_QSOP28
LX515DL519
BST514
DH516
OUT521FB59
SHDN#6ON54
GN
D23
ILIM5 11
DH3 26
LX3 27
TON
13
DL3 24
OUT3 22
FB3 7PGOOD 2SKIP#12
ON33
REF8
PR
O#
10V
CC
17
V+
20
ILIM3 5
BST3 28
LDO
325
LD05
18
N.C.1
PC
544.
7U_0
805_
6.3V
6K
12
PR8847K_0402_5%
1 2
PC
5022
00P
_040
2_50
V7K
12
PC
610.
047U
_060
3_16
V7K
12
PC
48
10U
_120
6_25
VA
K
1
2
PR
774.
7_12
06_5
%
@
12
PC
590.
22U
_060
3_16
V7K
12
PR
920_
0402
_5%
12
PR
8449
9K_0
402_
1%
12
PR890_0402_5%
1 2
PC
570.
047U
_060
3_16
V7K
12
PR860_0402_5%
1 2
PC
5110
U_1
206_
25V
AK
12
PC
490.
1U_0
402_
16V
7K
12
PC
621U
_060
3_6.
3V6M
12
PR
764.
7_12
06_5
% 12
PC460.1U_0603_25V7K
1 2
PR
930_
0402
_5%
12
PR
870_
0402
_5%
12
PC
604.
7U_0
805_
6.3V
6K
12
PR
8510
.2K
_040
2_1%
@12
PR780_0603_5%
1 2
+
PC
5615
0U_V
_6.3
VM
_R18
1
2
PC
4722
00P
_040
2_50
V7K
12
PR
8120
0K_0
402_
1%
12
PC450.1U_0603_25V7K
1 2
PQ
30S
I481
0BD
Y-T
1-E
3_S
O8
S1
S2
S3
G4
D8
D7
D6
D5
PR
8349
9K_0
402_
1%
12
PR9447K_0402_5%
1 2
PQ
20S
I480
0BD
Y-T
1-E
3_S
O8
S1
S2
S3
G4
D8
D7
D6
D5
PL8
4.7U
H_P
CM
C06
3T-4
R7M
N_5
.5A
_20%
12
PR
790_
0603
_5%
12
PC
550.
1U_0
603_
25V
7K
12
PZD1RLZ5.1B_LL34
1 2
PQ
29S
I481
0BD
Y-T
1-E
3_S
O8
S1
S2
S3
G4
D8
D7
D6
D5
PL7
4.7U
H_P
CM
C06
3T-4
R7M
N_5
.5A
_20%
12
PR
8020
0K_0
402_
1%
12
PR
740_
0603
_5%
12
PL19FBMA-L18-453215-900LMA90T_1812
12
PR
7547
_040
2_5%
12
PC
521U
_080
5_25
V4Z
12
PQ
21S
I480
0BD
Y-T
1-E
3_S
O8
S1
S2
S3
G4
D8
D7
D6
D5
PC
531U
_080
5_16
V7K
12
PR
9110
0K_0
402_
5%
12
PR
820_
0603
_5%
12
PR
903.
57K
_040
2_1%
@
12
+
PC
5815
0U_V
_6.3
VM
_R18
1
2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
1.05SET
DL_
1.05
V
1.8VS2N
1.05VS1N
1.05VS1P
DH_1.05V-1
1.8VS2N
DREF
1.8VSET
BST_1.05V
LX1.05V
BST_1.8V
1.05VS1N
1.8VS2P
1.8VSET
DL_
1.8V
LX_1.8V
DH_1.8V-2DH_1.8V-1
DH
_1.0
5V-2
1.8VS2P
1.05VS1P
SYSON<31,33,35>
SUSP#<17,31,32,33,35,41>
+5VALWP+1.8VP
+1.05VSP
+5VALWP
OZ813_B+
OZ813_B+
B+
+5VALWP
+3VALWP
+3VALWP
Title
Size Document Number Rev
Date: Sheet o f
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
0.1
1.05VP/1.8VP
Custom
40 43Thursday, February 23, 2006
2005/10/17 2006/10/17Compal Electronics, Inc.
28mohm
28mohmOCP=6A
OCP=6A
PR2720_0603_5%1 2
PR
100
1K_0
402_
1%
12
PL20FBMA-L18-453215-900LMA90T_1812
1 2
PC
8247
00P_
0402
_25V
7K
12
PC771000P_0402_50V7K
12
PR
264
1K_0
402_
1%
@
12
PR
104
100K
_040
2_1%
12
PR
9922
_040
2_1%
12
PR2620_0402_5%@ 1 2
PC805600P_0402_50V7K
12
PR108100K_0402_1% 1 2
PC
6922
P_0
402_
50V8
J
12
PD17
RB751V-40TE17_SOD323-2
1 2
PR
9551
_040
2_1%
12
PR
263
0_04
02_5
%
@ 12
PR
274
4.7_
1206
_5%
12
PC686800P_0402_25V7K
1 2
+
PC
6622
0U_D
2_4V
M_R
15
1
2P
C73
0.1U
_060
3_25
V7K
12
PC
156
2.2U
_060
3_6.
3V6K
12
PQ24
SI4
800B
DY
-T1-
E3_S
O8
S1
S2
S3
G4
D8
D7
D6
D5
PR97100K_0402_1% 1 2
PR
273
0_06
03_5
%1
2
+
PC
7822
0U_D
2_4V
M_R
15
1
2
PR106150K_0402_1%
12
PR17261.9K_0402_1%
12
PC
184
0.01
U_0
402_
25V7
K
@
12
PR10929.4K_0402_1%
1 2
PR9822K_0402_1%
1 2
PC
741U
_060
3_6.
3V6M
12
PR1790_0402_5%
1 2
PD16RB751V-40TE17_SOD323-2
1 2
PR
275
4.7_
1206
_5%
12 P
R10
751
_040
2_1%
12
PR
261
1K_0
402_
1%
@
12
PC
186
680P
_060
3_50
V7K
12
PR10575K_0402_1%
12
PQ22
SI4
800B
DY
-T1-
E3_S
O8
S1
S2
S3
G4
D8
D7
D6
D5
PU7
OZ813LN_QFN24
ON/SKIP21VIN2VREF3TSET4VDDA5ON/SKIP16
VSET
17
CS
1N8
CS
1P9
PGD
110
LX1
11H
DR
112
BST1 13LDR1 14GDNP 15VDDP 16LDR2 17BST2 18
HD
R2
19LX
220
PGD
221
CS
2P22
CS
2N23
VSET
224
GN
DA
25
PC
750.
01U
_040
2_25
V7K
12
PC
185
680P
_060
3_50
V7K
12
PR2660_0402_5%
12
PQ23
SI4
810B
DY
-T1-
E3_S
O8
S1
S2
S3
G4
D8
D7
D6
D5
PC760.1U_0603_25V7K
12
PC
7047
00P_
0402
_25V
7K
12
PC711U_0805_16V7K
12
PC1320.1U_0402_16V7K@
12
PR1010_0402_5%
12
PC
8122
P_0
402_
50V8
J
12
PL103.3UH_MPL73-3R3_6A_20%
1 2P
R10
324
K_04
02_1
%
@
12
PL113.3UH_MPL73-3R3_6A_20%
1 2
PQ31
SI4
810B
DY
-T1-
E3_S
O8
S1
S2
S3
G4
D8
D7
D6
D5
PC
7910
U_1
206_
25VA
K
12
PC
6310
U_1
206_
25VA
K
12
PC
720.
022U
_040
2_16
V7K
12
PC
670.
1U_0
603_
25V7
K
12
PC651000P_0402_50V7K
12
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
6269_VCC
LG_VCCPP
PHASE_VCCPP
UG_VCCPP-1
BOOT_VCCPP
6269_VCC
ISEN_VCCPP
UG_VCCPP-2
SUSP#,31,32,33,35,40>
SUSP<33>
SUSP#<17,31,32,33,35,40>
B+
+1.5VSP
+3VS
+2.5VSP
+5VS
+3VALWP
+0.9VSP
+1.8VP
+5VS
Title
Size Document Number Rev
Date: Sheet o f
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
0.1
+VCCPP/+2.5VSP/0.9VSP
Custom
41 43Thursday, February 23, 2006
2005/10/17 2006/10/17Compal Electronics, Inc.
OCP=6A
PJ10JUMP_43X79
11
22
PR110
0_0603_5%
1 2
PC1030.1U_0402_16V7K @
12
PU8
ISL6269CRZ-T_QFN16
FCCM3
EN4
BOO
T13
PVCC 12VIN1
VCC2
PGO
OD
16
PHAS
E15
UG
14
LG 11
PGND 10
VO8
CO
MP
5
FB6
FSET
7
ISEN 9
GN
D17
PR118
4.53K_0402_1%
1 2
G
D
S
PQ28RHU002N06_SOT323
2
13
PR26510K_0402_1%
1 2
PR121
33K_0402_1%
1 2
PC86
2.2U_0603_6.3V6K
1 2
PC10222U_1206_6.3V6M
12
+ PC88220U_D2_4VM_R15
1
2
PR113
0_0402_5%
1 2
PR1158.66K_0402_1%
1 2
PC900.01U_0402_25V7K
12
PC926800P_0402_25V7K
12
PR
269
0_06
03_5
%
12
PC872.2U_0603_6.3V6K
1
2
PR122
2.15K_0402_1%
12
PC9622U_1206_6.3V6M
12
PR1241K_0402_1%
12
PC951U_0603_6.3V6M
12
PC890.01U_0402_25V7K
12
PJ9JUMP_43X118
11
22
PR1193K_0402_1%
12
PU10
APL5912-KAC-TRL_SO8
GN
D1
VOUT 4POK7
EN8
VCN
TL6
VIN 5
VOUT 3
FB 2
VIN 9
PC1010.1U_0402_16V7K
12
PC9422U_1206_6.3V6M
12
PR1124.7_0603_5%
1 2
PR114
47K_0402_5%
1 2
PR1114.7_0603_5%@
12
PR
117
57.6K_0402_1%
12
PL13
3.3UH_MPL73-3R3_6A_20%
1 2
PR1251K_0402_1%
12
+ PC98150U_D_6.3VM@
1
2
PC
8310
U_1
206_
25VA
K
12
PC85 0.1U_0402_16V7K
1 2
PR11649.9K_0402_1%
12
PC
97
22U
_120
6_6.
3V6M
12
PQ26
SI4800BDY-T1-E3_SO8
S1
S2
S3
G4
D8
D7
D6
D5
PR1201K_0402_1%
12
PQ27SI4810BDY-T1-E3_SO8
S1
S2
S3
G4
D8
D7
D6
D5
PC99
0.01U_0402_25V7K
12
PR123
0_0402_5%
1 2
PC
91
22P
_040
2_50
V8J
12
PJ17PAD-OPEN 3x3m
1 2
PC1000.01U_0402_25V7K
12
PU9
APL5331KAC-TRL_SO8
VOUT4
NC 5GND2
VREF3
VIN1 VCNTL 6
NC 7
NC 8
TP 9
PC93
1U_0603_6.3V6M
12
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
VCC
BST1_CPU BSTM1_CPU
BS
TM2_
CP
U
CCI_CPU
+CPU_CORE
DH1__CPU-1
5VS1
CSP1__CPU
CSP2_CPU
CSN2__CPU
CSN1_CPU
FB_CPU
DH1_CPU-2
DH2_CPU-1
BST2_CPU
DL1__CPU
LX2_CPU
DL2__CPU
DL2
__C
PU
CPU_VCC_SENSE
DL1
__C
PU
VSSENSE
LX1__CPU
DH2_CPU-2
CPU_VID6<5>
CPU_VID0<5>
CPU_VID1<5>
CPU_VID2<5>
CPU_VID3<5>
CPU_VID4<5>
CPU_VID5<5>
POUT<31>
CLK_ENABLE#<15>
H_PROCHOT#<4>
VR_ON<31>
DPRSLPVR<7,20>
H_PSI#<5>
VGATE<15,20,31>
H_DPRSTP#<4,19>
VCCSENSE<5>
VSSENSE<5>
+5VS
CPU_B+
CPU_B+
+CPU_CORE
+3VS
+3VS
B+
Title
Size Document Number R ev
Date: Sheet o f
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
0.1
+CPU_CORECustom
42 43Thursday, February 23, 2006
2005/10/17 2006/10/17Compal Electronics, Inc.
NTC
NTC
NTC
NTC
PC
179
0.1U
_060
3_25
V7K
12
PL14FBMA-L18-453215-900LMA90T_1812
1 2
PC
182
680P
_060
3_50
V7K
12
PR2303.48K_0402_1%
1 2
PR2583.48K_0402_1%
1 2
PQ35SI7840DP-T1-E3_SO8
35
2
4
1
PR225 0_0402_5%
12
PC169 0.22U_0603_16V7K
1 2
PR234 0_0402_5%
1 2
PC183 0.22U_0603_16V7K
1 2
PR21713K_0402_5%
12
PC1724700P_0402_25V7K
12
PR227 0_0402_5%
12
PC1642.2U_0603_6.3V6K
12
PR2712.2_0603_5%
1 2
PR25010K_0402_5%@
12
PC168470P_0402_50V8J
12
PC
161
10U
_120
6_25
VA
K
12
PL16P_0.36H_ETQP4LR36WFC_24A_20%
12
PC
177
10U
_120
6_25
VA
K
12
PR232 71.5K_0402_1%
12
PR2702.2_0603_5%
1 2
PR
226
2.1K
_040
2_1%
12
PL15P_0.36H_ETQP4LR36WFC_24A_20%
12
PC
159
10U
_120
6_25
VA
K
12
PR2440_0402_5%
1 2
PR24010K_0402_1%
12
PR219 0_0402_5%
12
PC
176
10U
_120
6_25
VA
K
12
PR25256_0402_5%
@
12
PC
167
680P
_060
3_50
V7K
12
PR
224
4.7_
1206
_5%
12
PR21510_0402_5%
12
PR
257
2.1K
_040
2_1%
12
PC173470P_0402_50V8J
29.6
1 2
PR237 0_0402_5%
1 2
PQ33AO4410_SO8
365 7 8
2
4
1
PH2
10KB_0603_5%_ERTJ1VR103J
1 2
PC1660.22U_0603_16V7K
1 2
PQ32SI7840DP-T1-E3_SO8
35
2
4
1
PR2412K_0402_1%@
12
PC1810.1U_0402_16V7K
12
PR260 0_0402_5%
1 2
PR2453K_0603_1%@
1 2
PR
216
200K
_040
2_5%
12
PH3
10KB_0603_5%_ERTJ1VR103J
1 2
PR233 499_0402_1%
1 2
PR236 0_0402_5%
1 2
PR242 2.61K_0402_1%
1 2
PC
163
2200
P_0
402_
50V
7K
12
PC1741000P_0402_50V7K
12
PR228 0_0402_5%
1 2
PQ36AO4410_SO8
365 7 8
2
4
1
PR253 0_0402_5%
1 2
PC187680P_0402_50V7K
12
PQ
34A
O44
10_S
O8
365 7 8
2
4
1
PR214
0_1206_5%
12
PR238 3K_0603_1%1 2
PR25510_0402_5%
12
PU11
MAX8770GTL+_TQFN40
FB 12
CSP2 14
GND 18
CCV9
CCI 10REF11
CSP1 17
CSN2 15
CSN1 16
CLKEN1
BST2 20
GNDS 13
DPRSTP40
D233
D132
D031 BST1 30
Vcc19
TIME7
THRM6
VRHOT5
POUT4
PSI3
PWRGD2
TON 8
PGND2 23
VDD 25
DL2 24
DL1 26
DH2 21
PGND1 27
D637
D435
D536
D334
LX2 22
LX1 28
DH1 29
DPRSLPVR39
SHDN38
PR235100_0402_5%
12
PR
239
0_06
03_5
%
12
PR2470_0402_5%
@1 2
PC
175
0.22
U_0
603_
16V
7K
12
PR24820K_0402_1%
1 2
PR251100_0402_5%
12
PQ37AO4410_SO8
365 7 8
2
4
1
+
PC
158
100U
_25V
_M
1
2
PR2200_0603_5%
1 2
PC
178
10U
_120
6_25
VA
K
12
PC170 0.22U_0603_16V7K
1 2
PR
229
10_0
402_
5%@
12
PC1651U_0603_6.3V6M
12
PR223 0_0402_5%
12
PR
256
4.7_
1206
_5%1
2
PR2490_0402_5%
1 2
PC
180
2200
P_0
402_
50V
7K
12
PR221 0_0402_5%
12
PC
160
10U
_120
6_25
VA
K
12
PC
157
0.01
U_0
402_
25V
7K
12
PC
162
0.1U
_060
3_25
V7K
12
PR222 0_0402_5%
12
PR218100K_0402_5%
1 2
PC171 0.022U_0402_16V7K
<BOM Structure>
1 2
PR254 10K_0402_5%
1 2
PR243 100_0402_5%
1 2
PR2463K_0603_1%@
1 2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet o f
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
0.1
HolesCustom
43 43Thursday, February 23, 2006
2005/10/17 2006/10/17Compal Electronics, Inc.
2/13 New added
2/13 Modified
H26HOLEA
1
FM31
H31HOLEA
1H29HOLEA
1
H32HOLEA
1
H22HOLEA
1
H1HOLEA
1
CF21
H33HOLEA
1
H8HOLEA
1
CF121
H30HOLEA
1
H17HOLEA
1
H6HOLEA
1
FM21
CF111
H34HOLEA
1
H28HOLEA
1
H4HOLEA
1
H21HOLEA
1
CF11
CF141
H16HOLEA
1
H12HOLEA
1
H14HOLEA
1
FM41
CF101
H10HOLEA
1
H9HOLEA
1
H13HOLEA
1
CF41
CF61
H20HOLEA
1
CF91
CF131
H19HOLEA
1
H27HOLEA
1
CF51
CF71
H15HOLEA
1
H18HOLEA
1
H23HOLEA
1
CF31
H5HOLEA
1
H25HOLEA
1
FM11
H2HOLEA
1
H7HOLEA
1
H24HOLEA
1
CF81
H3HOLEA
1
H11HOLEA
1
top related