dual j-k flip flop with preset and clearvlsi.diet.uniroma1.it/downloads/datasheet/sequential.pdf ·...

M54HC112M74HC112

October 1992

DUAL J-K FLIP FLOP WITH PRESET AND CLEAR

B1R(Plastic Package)

ORDER CODES :M54HC112F1R M74HC112M1RM74HC112B1R M74HC112C1R

F1R(Ceramic Package)

M1R(Micro Package)

C1R(Chip Carrier)

PIN CONNECTIONS (top view)

NC =No InternalConnection

INPUT AND OUTPUT EQUIVALENT CIRCUIT

DESCRIPTION

.HIGH SPEEDfMAX = 67 MHz (TYP.) AT VCC = 5 V.LOW POWER DISSIPATIONICC = 2 µA AT TA = 25 °C.HIGH NOISE IMMUNITYVNIH = VNIL = 28 % VCC (MIN.).OUTPUT DRIVE CAPABILITY10 LSTTL LOADS.SYMMETRICAL OUTPUT IMPEDANCE|IOH| = IOL = 4 mA (MIN.).BALANCED PROPAGATION DELAYStPLH = tPHL.WIDE OPERATING VOLTAGE RANGEVCC (OPR) = 2 V TO 6 V.PIN AND FUNCTION COMPATIBLEWITH 54/74LS112

The M54/74HC112 is a high speed CMOS DUAL J-KFLIP-FLOP WITH PRESET AND CLEAR fabricated insilicon gate C2MOS technology. It has the same highspeed performance of LSTTL combined with trueCMOS low power consumption. TheM54HC112/M74HC112 dual JK flip-flop features indi-vidual J,K,clock,andasynchronous setandclear inputsfor each flip-flop. When the clock goes high, the inputsare enabled and data will be accepted. The logic levelof the J and K inputs may be allowed to change whenthe clock pulse is high and the bistable will function asshown in the truth table. Input data is transferred to theinput on the negative going edge of the clock pulse. Allinputs areequipped withprotectioncircuitsagainst staticdischarge and transient excess voltage.

PIN DESCRIPTION

PIN No SYMBOL NAME AND FUNCTION

1, 13 1CK, 2CK Clock Input (HIGH toLOW edge triggered)

2, 12 1K, 2K Data Inputs: Flip-Flop 1and 2

3, 11 1J, 2J Data Inputs: Flip-Flop 1and 2

4, 10 1PR, 2PR Set Inputs

5, 9 1Q, 2Q True Flip-Flop Outputs

6, 7 1Q, 2Q Complement Flip-FlopOutputs

15, 14 1CLR,2CLR

Reset inputs

8 GND Ground (0V)

16 VCC Positive Supply Voltage

IEC LOGIC SYMBOL

TRUTH TABLE

INPUTS OUTPUTSFUNCTION

CLR PR J K CK Q Q

L H X X X L H CLEAR

H L X X X H L PRESET

L L X X X H H

H H L L Qn Qn NO CHANGE

H H H L H L

H H L H L H

H H H H Qn Qn TOGGLE

H H X X Qn Qn NO CHANGEX: Don’t Care

LOGIC DIAGRAM (1/2 Package)

M54/M74HC112

RECOMMENDED OPERATING CONDITIONS

Symbol Parameter Value Unit

VCC Supply Voltage 2 to 6 V

VI Input Voltage 0 to VCC V

VO Output Voltage 0 to VCC V

Top Operating Temperature: M54HC SeriesM74HC Series

-55 to +125-40 to +85

tr, tf Input Rise and Fall Time VCC = 2 V 0 to 1000 ns

VCC = 4.5 V 0 to 500

VCC = 6 V 0 to 400

ABSOLUTE MAXIMUM RATINGS

VCC Supply Voltage -0.5 to +7 V

VI DC Input Voltage -0.5 to VCC + 0.5 V

VO DC Output Voltage -0.5 to VCC + 0.5 V

IIK DC Input Diode Current ± 20 mA

IOK DC Output Diode Current ± 20 mA

IO DC Output Source Sink Current Per Output Pin ± 25 mA

ICC or IGND DC VCC or Ground Current ± 50 mA

PD Power Dissipation 500 (*) mW

Tstg Storage Temperature -65 to +150 oC

TL Lead Temperature (10 sec) 300 oCAbsolute MaximumRatings are those values beyond whichdamage to the device may occur. Functional operation under these condition isnot implied.(*) 500 mW: ≅ 65 oC derate to 300 mW by 10mW/oC: 65 oC to 85 oC

M54/M74HC112

DC SPECIFICATIONS

Symbol Parameter

Test Conditions Value

UnitVCC

TA = 25 oC54HC and 74HC

-40 to 85 oC74HC

-55 to 125 oC54HC

Min. Typ. Max. Min. Max. Min. Max.

VIH High Level InputVoltage

2.0 1.5 1.5 1.5V4.5 3.15 3.15 3.15

6.0 4.2 4.2 4.2

VIL Low Level InputVoltage

2.0 0.5 0.5 0.5V4.5 1.35 1.35 1.35

6.0 1.8 1.8 1.8

VOH High LevelOutput Voltage

2.0VI =VIH

IO=-20 µA1.9 2.0 1.9 1.9

V4.5 4.4 4.5 4.4 4.4

6.0 5.9 6.0 5.9 5.9

4.5 IO=-4.0 mA 4.18 4.31 4.13 4.10

6.0 IO=-5.2 mA 5.68 5.8 5.63 5.60

VOL Low Level OutputVoltage

2.0VI =VIH

IO= 20 µA0.0 0.1 0.1 0.1

V4.5 0.0 0.1 0.1 0.1

6.0 0.0 0.1 0.1 0.1

4.5 IO= 4.0 mA 0.17 0.26 0.33 0.40

6.0 IO= 5.2 mA 0.18 0.26 0.33 0.40

II Input LeakageCurrent

6.0VI = VCC or GND ±0.1 ±1 ±1 µA

ICC Quiescent SupplyCurrent

6.0 VI = VCC or GND 2 20 40 µA

M54/M74HC112

AC ELECTRICAL CHARACTERISTICS (CL = 50 pF, Input tr = tf = 6 ns)

Symbol Parameter

UnitVCC

-40 to 85 oC74HC

-55 to 125 oC54HC

Output TransitionTime

2.0 30 75 95 110ns4.5 8 15 19 22

6.0 7 13 16 19

PropagationDelay Time(CK - Q, Q)

2.0 52 125 155 190ns4.5 16 25 31 38

6.0 14 21 26 32

PropagationDelay Time(CLR, PR - Q, Q)

2.0 68 135 170 205ns4.5 17 27 34 41

6.0 14 23 29 35

fMAX Maximum ClockFrequency

2.0 8 16 6.4 5.4MHz4.5 40 68 32 27

6.0 47 79 38 32

Minimum PulseWidth(CLOCK)

2.0 20 75 95 110ns4.5 5 15 19 22

6.0 4 13 16 19

tW(L) Minimum PulseWidth(CLR, PR)

2.0 20 75 95 110ns4.5 5 15 19 22

6.0 4 13 16 19

ts Minimum Set-upTime

2.0 28 75 95 110ns4.5 7 15 19 22

6.0 6 13 16 19

th Minimum HoldTime

2.0 0 0 0ns4.5 0 0 0

6.0 0 0 0

tREM MinimumRemoval Time(CLR, PR)

2.0 24 50 60 70ns4.5 4 10 12 14

6.0 3 9 10 12

CIN Input Capacitance 5 10 10 10 pF

CPD (*) Power DissipationCapacitance

(*) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without load.(Refer to Test Circuit). Average operting current can be obtained by the followingequation. ICC(opr) = CPD • VCC • fIN + ICC/2 (per FLIP/FLOP)

M54/M74HC112

SWITCHING CHARACTERISTICS TEST WAVEFORM

TEST CIRCUIT (Opr.)

INPUT TRANSITIONTIME IS THE SAME AS THAT IN CASE OF SWITCHING CHARACTERISTICSTEST

M54/M74HC112

Plastic DIP16 (0.25) MECHANICAL DATA

DIM.mm inch

MIN. TYP. MAX. MIN. TYP. MAX.

a1 0.51 0.020

B 0.77 1.65 0.030 0.065

b 0.5 0.020

b1 0.25 0.010

D 20 0.787

E 8.5 0.335

e 2.54 0.100

e3 17.78 0.700

F 7.1 0.280

I 5.1 0.201

L 3.3 0.130

Z 1.27 0.050

M54/M74HC112

Ceramic DIP16/1 MECHANICAL DATA

DIM.mm inch

A 20 0.787

B 7 0.276

D 3.3 0.130

E 0.38 0.015

e3 17.78 0.700

F 2.29 2.79 0.090 0.110

G 0.4 0.55 0.016 0.022

H 1.17 1.52 0.046 0.060

L 0.22 0.31 0.009 0.012

M 0.51 1.27 0.020 0.050

N 10.3 0.406

P 7.8 8.05 0.307 0.317

Q 5.08 0.200

M54/M74HC112

SO16 (Narrow) MECHANICAL DATA

DIM.mm inch

A 1.75 0.068

a1 0.1 0.2 0.004 0.007

a2 1.65 0.064

b 0.35 0.46 0.013 0.018

b1 0.19 0.25 0.007 0.010

C 0.5 0.019

c1 45° (typ.)

D 9.8 10 0.385 0.393

E 5.8 6.2 0.228 0.244

e 1.27 0.050

e3 8.89 0.350

F 3.8 4.0 0.149 0.157

G 4.6 5.3 0.181 0.208

L 0.5 1.27 0.019 0.050

M 0.62 0.024

S 8° (max.)

M54/M74HC112

PLCC20 MECHANICAL DATA

DIM.mm inch

A 9.78 10.03 0.385 0.395

B 8.89 9.04 0.350 0.356

D 4.2 4.57 0.165 0.180

d1 2.54 0.100

d2 0.56 0.022

E 7.37 8.38 0.290 0.330

e 1.27 0.050

e3 5.08 0.200

F 0.38 0.015

G 0.101 0.004

M 1.27 0.050

M1 1.14 0.045

M54/M74HC112

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsability for theconsequences of use of such information nor for any infringement of patents or other rights of third parties which may results from its use. Nolicense is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specificationsmentionedin this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied.SGS-THOMSON Microelectronicsproducts are not authorized foruse ascritical components in life support devices or systems without expresswritten approval of SGS-THOMSON Microelectonics.

SGS-THOMSON Microelectronics GROUP OF COMPANIESAustralia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands -

Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A

M54/M74HC112

M54/M74HC190M54/M74HC191

October 1992

4 BIT SYNCHRONOUS UP/DOWN COUNTERS

B1R(Plastic Package)

ORDER CODES :M54HCXXXF1R M74HCXXXM1RM74HCXXXB1R M74HCXXXC1R

F1R(Ceramic Package)

M1R(Micro Package)

C1R(Chip Carrier)

PIN CONNECTIONS (top view)

NC =No InternalConnection

DESCRIPTION

.HIGH SPEEDfMAX = 48 MHz (TYP.) AT VCC = 5 V.LOW POWER DISSIPATIONICC = 4 µA (MAX.) AT TA = 25 °C.HIGH NOISE IMMUNITYVNIH = VNIL = 28 % VCC (MIN.).OUTPUT DRIVE CAPABILITY10 LSTTL LOADS.SYMMETRICAL OUTPUT IMPEDANCE IOH = IOL = 4 mA (MIN.).BALANCED PROPAGATION DELAYStPLH = tPHL.WIDE OPERATING VOLTAGE RANGEVCC (OPR) = 2 V TO 6 V.PIN AND FUNCTION COMPATIBLEWITH 54/74LS190/191

The M54/74HC190/191 are high speed CMOS 4-BITSYNCHRONOUS UP/DOWN COUNTERS fabri-cated in silicon gate C2MOS technology.

They have the same high speed performance ofLSTTL combined with true CMOS low power con-sumption.

State changes of the counter are synchronous withthe LOW-to-HIGH transition of the Clock Pulse input.

An asynchronous parallel load input overrides count-ing and loads thedatapresent ontheDATA inputs intothe flip-flops, which makes it possible to use the cir-cuitsasprogrammable counters. Acountenable inputserves as the carry/borrow input in multi-stagecounters. Control input, Down/Up, determineswhether a circuit counts up or down. A MAX/MIN out-putand a Ripple Clock output provide overflow/under-flow indication and make possible a variety ofmethods for generating carry/borrow signals in multi-stage counter applications.

All inputs are equipped with protection circuits againststatic discharge and transient excess voltage.

INPUT AND OUTPUT EQUIVALENT CIRCUIT

TRUTH TABLE

INPUTS OUTPUSFUNCTION

LOAD ENABLE D/U CLOCK QA QB QC QD

L X X X a b c d PRESET DATA

H L L UP COUNT UP COUNT

H L H DOWN COUNT DOWN COUNT

H H X NO CHANGE NO COUNT

H X X NO CHANGE NO COUNT

X: Don’t Carea - d: The level of steady state inputs at inputs a through D respectively

PIN DESCRIPTION

PIN No SYMBOL NAME AND FUNCTION

3, 2, 6, 7 QA to QD Flip-Flop Outputs

4 ENABLE Count Enable Input(Active LOW)

5 U/D Parallel Data Input

11 LOAD Load Input (Active LOW)

12 MA/MI OUT Terminal Count Output

13 RC Ripple Clock Output(Active LOW)

14 CLOCK Cloack Input (LOW toHIGH, Edge-triggered)

15, 1, 10, 9 DA to DD Data Inputs

8 GND Ground (0V)

16 VCC Positive Supply Voltage

IEC LOGIC SYMBOL (HC191)IEC LOGIC SYMBOL (HC190)

M54/M74HC190/191

LOGIC DIAGRAM (HC190)

M54/M74HC190/191

LOGIC DIAGRAM (HC191)

M54/M74HC190/191

TIMING CHART (HC190)

TIMING CHART (HC191)

M54/M74HC190/191

ABSOLUTE MAXIMUM RATINGS

VCC Supply Voltage -0.5 to +7 V

VI DC Input Voltage -0.5 to VCC + 0.5 V

VO DC Output Voltage -0.5 to VCC + 0.5 V

IIK DC Input Diode Current ± 20 mA

IOK DC Output Diode Current ± 20 mA

IO DC Output Source Sink Current Per Output Pin ± 25 mA

ICC or IGND DC VCC or Ground Current ± 50 mA

PD Power Dissipation 500 (*) mW

Tstg Storage Temperature -65 to +150 oC

TL Lead Temperature (10 sec) 300 oCAbsolute MaximumRatings are those values beyond whichdamage to the device may occur. Functional operation under these condition isnot implied.(*) 500 mW: ≅ 65 oC derate to 300 mW by 10mW/oC: 65 oC to 85 oC

RECOMMENDED OPERATING CONDITIONS

VCC Supply Voltage 2 to 6 V

VI Input Voltage 0 to VCC V

VO Output Voltage 0 to VCC V

Top Operating Temperature: M54HC SeriesM74HC Series

-55 to +125-40 to +85

tr, tf Input Rise and Fall Time VCC = 2 V 0 to 1000 ns

VCC = 4.5 V 0 to 500

VCC = 6 V 0 to 400

M54/M74HC190/191

DC SPECIFICATIONS

Symbol Parameter

UnitVCC

-40 to 85 oC74HC

-55 to 125 oC54HC

VIH High Level InputVoltage

2.0 1.5 1.5 1.5V4.5 3.15 3.15 3.15

6.0 4.2 4.2 4.2

VIL Low Level InputVoltage

2.0 0.5 0.5 0.5V4.5 1.35 1.35 1.35

6.0 1.8 1.8 1.8

VOH High LevelOutput Voltage

2.0VI =VIH

IO=-20 µA1.9 2.0 1.9 1.9

V4.5 4.4 4.5 4.4 4.4

6.0 5.9 6.0 5.9 5.9

4.5 IO=-4.0 mA 4.18 4.31 4.13 4.10

6.0 IO=-5.2 mA 5.68 5.8 5.63 5.60

VOL Low Level OutputVoltage

2.0VI =VIH

IO= 20 µA0.0 0.1 0.1 0.1

V4.5 0.0 0.1 0.1 0.1

6.0 0.0 0.1 0.1 0.1

4.5 IO= 4.0 mA 0.17 0.26 0.33 0.40

6.0 IO= 5.2 mA 0.18 0.26 0.33 0.40

II Input LeakageCurrent

6.0VI = VCC or GND ±0.1 ±1 ±1 µA

ICC Quiescent SupplyCurrent

6.0 VI = VCC or GND 4 40 80 µA

Symbol Parameter

UnitVCC

-40 to 85 oC74HC

-55 to 125 oC54HC

Output TransitionTime

2.0 30 75 95 110ns4.5 8 15 19 22

6.0 7 13 16 19

PropagationDelay Time(CLOCK - Q)

2.0 92 180 225 270ns4.5 23 36 45 54

6.0 20 31 38 46

PropagationDelay Time(CLOCK - RCO)

2.0 39 120 150 180 ns

4.5 13 24 30 36

6.0 11 20 26 31

Propagation DelayTime (CLOCK -MAX/MIN)

2.0 120 240 300 360 ns

4.5 30 48 60 72

6.0 26 41 51 61

PropagationDelay Time(LOAD - Q)

2.0 108 205 255 310 ns

4.5 27 41 51 62

6.0 23 35 43 53

M54/M74HC190/191

Symbol Parameter

UnitVCC

-40 to 85 oC74HC

-55 to 125 oC54HC

Min. Typ. Max. Min. Max. Min. Max.tPLH

PropagationDelay Time(DATA - Q)

2.0 84 175 220 265ns4.5 21 35 44 53

6.0 18 30 37 45

PropagationDelay Time(ENABLE - RCO)

2.0 39 105 130 160ns4.5 13 21 26 32

6.0 11 18 22 27

PropagationDelay Time(D/U - RCO)

2.0 63 180 225 270ns4.5 21 36 45 54

6.0 18 31 38 46

PropagationDelay Time(D/U - MAX/MIN)

2.0 64 160 200 240ns4.5 18 32 40 48

6.0 15 27 34 41

fMAX Maximum ClockFrequency

2.0 5 9 4 3.4MHz4.5 25 37 20 17

6.0 30 44 24 20

Minimum PulseWidth(CLOCK)

2.0 40 100 125 150ns4.5 10 20 25 30

6.0 9 17 21 26

tW(L) Minimum PulseWidth(LOAD)

2.0 36 75 95 110ns4.5 9 15 19 22

6.0 8 13 16 19

ts Minimum Set-upTime(SI, PI - CK)

2.0 80 175 220 265ns4.5 20 35 44 53

6.0 17 30 37 45

ts Minimum Set-upTime(S0, S1 - CK)

2.0 16 50 60 75ns4.5 4 10 12 15

6.0 3 9 11 13

th Minimum HoldTime

2.0 0 0 0ns4.5 0 0 0

6.0 0 0 0

tREM MinimumRemoval Time

2.0 12 50 60 5ns4.5 3 10 12 15

6.0 3 9 11 13

CIN Input Capacitance 5 10 10 10 pF

CPD (*) Power DissipationCapacitance

for HC190for HC191

111112

(*) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without load.(Refer to Test Circuit). Average operting current can be obtained by the followingequation. ICC(opr) = CPD • VCC • fIN + ICC

M54/M74HC190/191

TEST CIRCUIT ICC (Opr.)

SWITCHING CHARACTERISTICS TEST WAVEFORM

INPUT TRANSITION TIME IS THE SAME AS THAT IN CASE OF SWITCHINGCHARACTERISTICS TEST.

M54/M74HC190/191

Plastic DIP16 (0.25) MECHANICAL DATA

DIM.mm inch

a1 0.51 0.020

B 0.77 1.65 0.030 0.065

b 0.5 0.020

b1 0.25 0.010

D 20 0.787

E 8.5 0.335

e 2.54 0.100

e3 17.78 0.700

F 7.1 0.280

I 5.1 0.201

L 3.3 0.130

Z 1.27 0.050

M54/M74HC190/191

Ceramic DIP16/1 MECHANICAL DATA

DIM.mm inch

A 20 0.787

B 7 0.276

D 3.3 0.130

E 0.38 0.015

e3 17.78 0.700

F 2.29 2.79 0.090 0.110

G 0.4 0.55 0.016 0.022

H 1.17 1.52 0.046 0.060

L 0.22 0.31 0.009 0.012

M 0.51 1.27 0.020 0.050

N 10.3 0.406

P 7.8 8.05 0.307 0.317

Q 5.08 0.200

M54/M74HC190/191

SO16 (Narrow) MECHANICAL DATA

DIM.mm inch

A 1.75 0.068

a1 0.1 0.2 0.004 0.007

a2 1.65 0.064

b 0.35 0.46 0.013 0.018

b1 0.19 0.25 0.007 0.010

C 0.5 0.019

c1 45° (typ.)

D 9.8 10 0.385 0.393

E 5.8 6.2 0.228 0.244

e 1.27 0.050

e3 8.89 0.350

F 3.8 4.0 0.149 0.157

G 4.6 5.3 0.181 0.208

L 0.5 1.27 0.019 0.050

M 0.62 0.024

S 8° (max.)

M54/M74HC190/191

PLCC20 MECHANICAL DATA

DIM.mm inch

A 9.78 10.03 0.385 0.395

B 8.89 9.04 0.350 0.356

D 4.2 4.57 0.165 0.180

d1 2.54 0.100

d2 0.56 0.022

E 7.37 8.38 0.290 0.330

e 1.27 0.050

e3 5.08 0.200

F 0.38 0.015

G 0.101 0.004

M 1.27 0.050

M1 1.14 0.045

M54/M74HC190/191

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsability for theconsequences of use of such information nor for any infringement of patents or other rights of third parties which may results from its use. Nolicense is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specificationsmentionedin this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied.SGS-THOMSON Microelectronicsproducts are not authorized foruse ascritical components in life support devices or systems without expresswritten approval of SGS-THOMSON Microelectonics.

SGS-THOMSON Microelectronics GROUP OF COMPANIESAustralia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands -

Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A

M54/M74HC190/191

dual j-k flip flop with preset and clearvlsi.diet.uniroma1.it/downloads/datasheet/sequential.pdf ·...

Documents

flip flop conversions

latches, the d flip-flop & counter design - latches,...

flip flop festival

latches and flip-flops discussion d7.1. latches and...

flip-flop presentation

ele22mic lecture 19, 20, 21 edge detector latch vs flip flop...

exercise 2: dynamic operation of a jk flip-flop - lab …...

bab5 flip-flop

flip flop basics

flip and flop

ch5 flip flop

latches e flip-flops - página...

m&g katalog - integrisana kola...7476 2x flip-flop with...

l6 - latches, the d flip-flop and counter design · 7.4.1...

chantha thoeun flip-flop circuits. types of flip-flops sr...

flip flop poem

my flip flop

6 flip flop-registri-contatori · ff-jk con preset e clear...

northern oscillationsnorthern oscillations and the great...

flip flop multivibrator