memory cell operation. semiconductor memory ram misnamed as all semiconductor memory is random...
Post on 13-Jan-2016
259 Views
Preview:
TRANSCRIPT
Memory Cell Operation
Semiconductor Memory
RAM Misnamed as all semiconductor memory
is random access Read/Write Volatile Temporary storage Static or dynamic
Dynamic RAM Bits stored as charge in capacitors
(analogue) Need refresh circuits even when powered Simpler construction Smaller per bit (More dense) Less expensive Slower Main memory
Dynamic RAM Structure
Static RAM
Bits stored as on/off switches (Digital) Does not need refresh circuits More complex construction Larger per bit (Less dense) More expensive Faster Cache memory
Static RAM Structure
Read Only Memory (ROM)
Permanent storageNonvolatile
used in: Microprogramming Library subroutines Systems programs (BIOS) Function tables
Types of ROM ROM: Written during manufacture
Very expensive for small runs There is no room for error
PROM: Programmable (once) ROM needs special equipment to program
Read “mostly” Erasable Programmable (EPROM)
Erased by UV (more expensive than PROM) Electrically Erasable (EEPROM)
Takes much longer to write than read More expensive and less dense than EEPROM
Flash memory Intermediate between EPROM and EEPROM in both
cost and functionality
Semiconductor Memory Types
Advanced DRAM Organization
Synchronous DRAM Double-data-rate Synchronous DRAM Rambus DRAM Cache DRAM (Integrates small SRAM
onto generic DRAM chip)
Synchronous DRAM (SDRAM)
Access is synchronized with an external clock Address is presented to RAM RAM finds data (CPU waits in conventional
DRAM) Since SDRAM moves data in time with system
clock, CPU knows when data will be ready CPU does not have to wait, it can do something
else Burst mode allows SDRAM to set up stream of
data and fire it out in block
DDR SDRAM SDRAM can only send data once per
clock cycle Double-data-rate SDRAM can send data
twice per clock cycle Theoretically
DDR module transfer data at a clock rate in the range of 200 to 600 MHz
DDR2 module transfers at a clock rate of 400 to 1066 MHz
DDR3 module transfers at a clock rate of 800 to 1600 MHz
Interleaved Memory Collection of DRAM chips grouped into
memory bank Banks independently service read or
write requests K banks can service k requests
simultaneously To speed up, consecutive words of
memory are stored in different banks
Memory decoding
Two-dimensional decoding
Address multiplexing
Module Organization
A 16Mbit chip can be organized as 1M X16 bit words
A bit per chip system has 16 of 1Mbit chips with 1bit of each word (1MX1bit)
A 16Mbit chip can be organized as a 2048 x 2048 x 4bit array Reduces number of address pins
Multiplex row address and column address
256kByte Module Organization
1MByte Module Organisation
Error Correction
Hard Failure Permanent defect
Soft Error Random, non-destructive No permanent damage to memory
Detected using error-correcting code (such as Hamming code)
Error Correcting Code Function
Hamming Error-Correcting Code
Number of check bits the comparison logic receives as input
two K-bit values A bit-by-bit comparison is done by taking
the exclusive-OR of the two inputs The result is called the syndrome word
2K - 1 ≥ M + K Where M is the number of data bits (how
many check bits are required for a byte?)
Hamming code
Hamming code characteristics If the syndrome contains all 0s, no error
has been detected If the syndrome contains one and only
one bit set to 1, then an error has occurred in one of the 4 check bits. No correction is needed
If the syndrome contains more than one bit set to 1, then the numerical value of the syndrome indicates the position of the data bit in error. This data bit is inverted for correction
Example
Correct data 00111001 C1= , C2= , C4= , C8= Stored as Retrieved data 00011001 C1= , C2= , C4= , C8= Syndrome word=
RQ: 5.3, 5.4, 5.5, 5.6, 5.7, 5.9, 5.10, 5.11
P: 5.2, 5.3, 5.4, 5.10, 5.11, 5.12, 5.13
top related