use cmos transistors to bit a 4-bit adder. nand2 symbol schematic

Post on 04-Jan-2016

218 Views

Category:

Documents

0 Downloads

Preview:

Click to see full reader

TRANSCRIPT

Use CMOS Transistors to bit a 4-bit Adder

NAND2

symbol

Schematic

Implementation of a Full Adder (ES210)

(carry-in)

Full Adder

• 2 Half Adder– XOR– AND

• OR

NAND-Based XOR Gate

schematic symbol

NAND-Based AND Gate

schematic symbol

NAND-Based OR Gate

schematic symbol

Full AdderSymbol

Test Bench For the Adder

Waveforms of the Full Adder

Four-Bit Adder

C4 is calculated last because it takes C0 8 gates to reach C4.Each FA uses 2 XOR, 2 AND and 1 OR gate.A four-bit adder uses 8 XOR, 8 AND and 4 OR gate.

Test Bench in Verilog

Create Config

Use Template

AMS Simulator

Model Library Setup

Use the 5 V Connect Rules

Choose Enough Levels of Hierarchy to Save

Output of the 4-bit AdderOpen database first!

top related