build the smart grid - nxp...

78
External Use TM Build the Smart Grid : How Freescale Technologies Drive Energy Efficiency FTF-SEG-F0087 APR.2014 Mike Dow | Microcontrollers Business Development

Upload: dinhminh

Post on 16-Dec-2018

238 views

Category:

Documents


0 download

TRANSCRIPT

Page 1: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

External Use

TM

Build the Smart Grid:

How Freescale Technologies

Drive Energy Efficiency

FTF-SEG-F0087

A P R . 2 0 1 4

Mike Dow | Microcontrollers Business Development

Page 2: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 1

Session Introduction

• Freescale offers a variety of microcontrollers and microprocessors

that are instrumental in implementing the Smart Grid today

• This presentation will step through the electrical meter as well as

the Home Area Network and Neighborhood Area Network to

showcase our relevant portfolio

• Timing:

− 40 minutes – Lecture

− 15 minutes – Q&A

Page 3: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 2

Session Learning Objectives

After completing this session you should be able to:

• Describe the different areas of the architecture of a smart

meter

• Name and describe the Freescale lines of products that could

be used in an each function of a smart meter

• Name and describe the Freescale products that can be used

in the Neighborhood Area Networks (NANs) and Home Area

Networks (HANs)

Page 4: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 3

Agenda

• Metrology

• Applications and Communications

• Home Area Network (HAN)

• Neighborhood Area Network (NAN)

Page 5: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 4

Power Generation,

Transmission,

Monitoring & Control,

Renewable Sources

MPC8xxx, QorIQ, Kinetis

Distribution & Sub-

station Automation,

Protection, Control

and Monitoring

MSC9130 , MPC8xxx, QorIQ, Kinetis

Data

Concentrator

P102x,

MPC8308, i.MX

Smart Electricity

Meters

1-ph, 2-ph, 3-ph,

Sub-Metering

Kinetis, Vybrid

Neighborhood

Area Network

(NAN)

RF: 1GHz 802.15.4g - Kinetis

PLC: G3/ PRIME OFDM - Kinetis

Home Area

Network

(HAN)

ZigBee, <1GHz WM-Bus and Proprietary

Kinetis

Home Energy

Management

(HEM)

i.MX

Vybrid

Freescale Solutions Enabling the Smart Grid

Page 6: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 5

Metrology

Cortex-M0+

MCU

AFE

20Bit

SD

MCU

Cortex

RF

or

AFE

MCU

Cortex

RF

or

AFE

) & Security)

Application/

Comms

Cortex-M4

MCU

128KB-1MB

MCU

Cortex

RF

or

AFE

MCU

Cortex

RF

or

AFE

MQX RTOS

BeeKit

Comm Stacks

Metrology SW

Security

DLMS

NAN

HAN

Software

HAN Com

NAN Com Kinetis

Kinetis KM1x and

KM3x Families

Metrology Solutions

Page 7: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 6

Kinetis M - Single-Chip Meter or Smart AFE

• 50MHz CPU Cortex M0+ with Up to 128KB Flash, 16KB SRAM

• Ultra Low power at 100uA/MHz in run mode and 1 uA standby, typical

• Highest resolution AFE with 4 x 24-bit SD ADC

• Up to 0.1% accuracy, 94 dB SNR, and 2000 to 1 dynamic range

• Integrated Low Noise/Low Drift PGAs, Phase Compensation

• Non-Muxed ADC inputs for simultaneous V & I measurements

• Auto compensated RTC with high speed calibration

• Maintain <5 ppm accuracy over temp with +/- 0.2 ppm steps

• Built-in Security

• Active & passive tamper detection with time stamping

• Memory and peripheral protection, regulated by law (billing accuracy)

• Hardware RNG and CRC

• High Integration lowers System Cost

• No external crystal required for low-end applications

• Built-in segment LCD controller

• Physical

• 1.71V-3.6V (2.7V-3.6V with AFE), -40C to +85C

• LGA44, LQFP64, LQFP100

• 4kV ESD, 6kV PESD

KM3x

Kinetis

MCU

1-Chip Basic Meter or

Sub-Meter Solution

KM1x

2-Chip Advanced Meter Solution

Page 8: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 7

1-Phase 1-Phase with

Neutral Current

Measurement

N_INP

L_OUT

L_INP

SR

110/220V

Voltage divider

I Sense

V Sense

Kinetis KM

SD

SD

PGA+SD

PGA+SD Phase shifter &

Decimator

Phase shifter &

Decimator

Phase shifter &

Decimator

Phase shifter &

Decimator

MUX 16-bit SAR

SD3

SD2

SD1

SD0

ADC0

ADC1

ADC2

1.2V VREF VREF

Kinetis KM

PGA+SD

SD

SD

PGA+SD Phase shifter &

Decimator

Phase shifter &

Decimator

Phase shifter &

Decimator

Phase shifter &

Decimator

MUX 16-bit SAR

SD0

SD2

SD3

SD1

ADC0

ADC1

ADC2

1.2V VREF VREF

N_INP

L_OUT

L_INP

SR

110/220V

Voltage divider

N_OUT

CT/RC

V Sense

I Sense

NSense

Kinetis M Power Meter Use-Cases

• All measurements performed by SD ADC

• Shunt resistor measurements amplified by Programmable Gain Amplifier (PGA)

• Phase shift between phase voltage and phase current measurements compensated by Phase Shifter block.

Page 9: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 8

Kinetis KM

SD

SD

PGA+SD

PGA+SD Phase shifter &

Decimator

Phase shifter &

Decimator

Phase shifter &

Decimator

Phase shifter &

Decimator

MUX 16-bit SAR

SD2

SD3

SD0

SD1

ADC0

ADC1

ADC2

1.2V VREF VREF

L1

I1 Sense

L2 N

I2 Sense

Voltage dividers

CT/RC

V1 Sense

V2 Sense

110V

CT/RC

Kinetis KM

SD

SD

PGA+SD

PGA+SD Phase shifter &

Decimator

Phase shifter &

Decimator

Phase shifter &

Decimator

Phase shifter &

Decimator

MUX 16-bit SAR

SD2

SD3

SD0

SD1

ADC0

ADC1

ADC2

1.2V VREF VREF

L1

I2 Sense

L2 N

I1 Sense

110/220V

L3

I3 Sense

CT/RC

Voltage dividers

IN Sense

V1 Sense

V2 Sense

V3 Sense

Form-12S 3-Phase with Neutral Current Measurement

• All measurements performed by SD ADC

• Rogowski coil measurement optionally amplified by

Programmable Gain Amplifier (PGA)

• Phase shift between phase voltage and phase current

measurements compensated by Phase Shifter block.

• Phase and Neutral current measurement performed by SD ADC

• Phase voltage measurement performed by 16-bit SAR ADC

• Phase shift between phase voltage and phase current

measurements compensated either numerically a FIR filter

or by hardware using Quad Timer channels.

Kinetis M Power Meter Use-Cases – Continued

Page 10: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 9

GPIO • Up to 64 with open drain / push pull, pull up/down • Up to 8 GPIO with filter • Support for interruption on any edge

Power • Low Power, 120uA/MHz Run mode • PMC (Power Manager Control Unit) • 2.7V to 3.6V Operating voltage with AFE • 1.71V to 3.6V Operating voltage without AFE • 1.71V-3.6V IRTC VBAT supply • 32kHz or 2MHz internal clock source • 32.768kHz crystal oscillator

Package • 100 LQFP, 64 LQFP and 44 LGA for smart AFE. • -40°C ~ +85°C Temp

Timer/PWM/Clock

• Quad Timer (total 4 universal timers)

• 2x PIT

• 1x Wdog Timer (windowed, independent clocked)

• 1x EWM (External Wdog Monitor)

• 1x LPTimer

Segment LCD Controller

• Up to 288 segment LCD, up to 8 backplanes

Wakeup Unit

• Group selected GPIOs (16), LPTIM, RTC

(+tamper pins) , HSCMP, SCI , Brownout and

POR sources to wake up from Power Gated

STOP mode

Core

• 50MHz CortexM0+ core , 1-cycle 32x32 MUL

• Separate FLL post-scalers for IPBus and CPU

• Dedicated PLL for ΣΔ modulator clock

• 4ch DMA

• MPU

• Single 32kHz Xtal operation for entire device

• MHz Xtal Optional

Security & Encryption

• Random Number Generator (NIST: SP800-90)

• AES Encryption (via software library)

• Programmable 16/32-bit CRC

• IRTC, 5ppm calibrated, w/ tamper detection

• 4 Tamper pins (operating from battery)

Memories

• Up to 128 KB Flash

• Up to 16 KB SRAM Analog

• 4ch x 24-bit ΣΔ ADC, 94dB SNR after average

• 2 x PGA, highly accurate supporting EN 50470-1,

EN 50470-3, IEC 62053-21, IEC 62053-22 and IEC

62053-23, optimized for shunt sensor (≥50uOhm).

• 0.1% error in active and reactive energy over a

dynamic range of 2000 to 1

• Internal 1.2V ref voltage at 10-15ppm/C

• 8ch 16-bit SAR for auxiliary measurement

• 2x analog comparator

Serial Communications

• 2x SPI

• 4x UART with flow control

• 1 combined with Quad Timer, HSCMP for IR

• 2 support ISO7816

• 2× I2C

• All UARTs and SPIs are 3V compatible while 2

UARTs and 1 SPI are both 3V and 5V compatible

(open drain / push pull configuration)

Peripheral Cross-BAR

• Remapping peripheral IOs

• UART selection for IR

MKM3x: Single-Chip Metrology for eMeter

Page 11: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 10

Kinetis KM1x/KM3x Typical Power Consumption Power Modes

Run (AMO)

VLPR (AMO)

Wait (AMO)

VLPW (AMO)

Stop

VLPS

VLLS3

VLLS2

VLLS1

Recovery Time

Target

Typical IDD Range

-

-

-

From 97 uA/MHz*

4us

4us

4us

50us

50us

100us

1.76 uA

1.5 uA

1.16 uA

From 248 uA@2MHz

From 162 uA@2MHz

From 332 uA

From 5.28 uA

VLLS0 300 nA 100us

From 49 uA/MHz**

Freescale Adds Low Leakage Wake-up Unit

• Enables complete shut-down of core logic, including WIC, further reducing leakage currents in all low power modes

• Supports 16 external input pins and 5 internal modules as wakeup sources, extend the low power wakeup capability of internal modules to even lower power modes.

• Wakeup inputs are activated in VLLSx modes

RUN

WAIT

Leading Dynamic Power

• ARM Cortex M0+ core

• Innovative low power process technology (C90TFS)

• Low power focused platform Design

VBAT • RTC operational on battery

• VDD/VDDA are not powered

Standby < 1 uA Reset

STOP

Page 12: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 11

Kinetis M Series: e-Meter Reference Designs

1-phase

(EMEA & Asia)

2-Phase

(Americas)

3-Phase

(EMEA)

Page 13: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 12

Features

• 5 to 80A current range (nominal current is 5A; peak current is 80A). 85 to 264V,

50/60 Hz voltage range

• Accuracy class: B or C (active energy EN50470-3) and 3% or 2%

(reactive energy EN62053-23)

• Line frequency measurement (for precision zero-cross detection)

• Cost-effective shunt-resistor sensing circuit implementation

• Low-power modes including the use of built-in RTC (Li-battery back-up)

• 4x22 segment LCD, including charge pump (values shown on LCD:

V, A, W, Var, VA, kWh, kVarh, cos φ, Hz, time, date)

• An upper and lower tamper meter cover monitoring with time stamp

• IEC1107 infrared h/ware interface & Isolated (4kV) RS232 port for monitoring &

s/ware upgrade

• LED pulse outputs (kWh, kVarh)

• EMC proven design (EN61000-4-2, EN610004-4)

• RF connector supporting SubGHz or 2.4 GHz 802.15.4 communications

• Xtrinsic 3-axis low power tilt sensor for electronics tamper detection (optional)

Software provided

• Multiple advanced metering algorithms: Filter-based, FFT method

• MQX Lite real-time operating system

• Comprehensive peripheral library drivers

Kinetis M Series: 1-Phase e-Meter Reference Design (EMEA & A/P regions)

Page 14: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 13

Kinetis M: 1-Phase Cost Optimized e-Meter Reference

Design (India region)

Features

• Class 1, 5(30) capacitive power supply-based meter

• 90–300 V operating range , 45–65 Hz & Back UP battery

• Shunt for phase current sensing

• Active and reactive energy accuracy per IS13779

• Current transformer for neutral current sensing

• Neutral missing current transformer for neutral missing tamper condition

• 4x22 segment LCD, including charge pump. Values shown on LCD: V, A, W,

Var, VA, kWh, kVarh, cos φ, Hz, time, date) with Auto scroll menu display

• IS13779:1999 compatible

• Built-in RTC, capable of detecting tamper in power failure event

Software provided

• Multiple advanced metering algorithms: Filter-based, FFT method

• MQX Lite real-time operating system

• Comprehensive peripheral library drivers

Page 15: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 14

Features

• Current Class: CL200 (TA=30A, Max. Current 200A, Starting Current 50mA)

• Nominal Voltage: 120VAC ± 20%, Nominal Frequency: 60Hz ± 10%

• Accuracy class: ANSI C12.20, Class 0.2

• Default Watt-hour (VAR-hour) constant: Kh=0.2 (range from 0.001 to 10)

• Line frequency measurement (for precision zero-cross detection)

• Current Sensor: Current Transformer (CTR 2000:1), type CHEM 9912192

• Low-power modes including the use of built-in RTC (Li-battery back-up)

• 8x20 segment LCD including charge pump and one user LED

• LED pulse outputs (kWh, kVARh) and optically isolated pulse output (via an optocoupler)

• Electronic tamper detection via a magnetometer MAG3110 and an accelerometer

MMA8491Q

• ANSI C12.18-2006 Infrared Interface, optically isolated RS232 serial interface (optional

only)

• RF communication supporting 2.4 GHz IEEE 802.15.4 or 900MHz RF Mesh IEEE

802.15.4g/e + WPAN/IPv6 connectivity

• Enclosure according to ANSI C12.10-2004, Form 12S (or Form2S)

Software provided

• Multiple advanced metering algorithms based on the Fast Fourier Transform

• MQX Lite real-time operating system

• Comprehensive peripheral library drivers

Kinetis M Series: 2-Phase e-Meter Reference Design (Japan and Americas region)

Page 16: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 15

Features

• 5(100)A current range, nominal current is 5A, peak current is 100 A

• Tested with range 0 – 240A (320A)

• Four quadrant measurement, 85V...264V, 50/60Hz voltage range

• Active and Reactive energy accuracy IEC50470-3 Class C, 0.2%

• Line frequency measurement (for precision zero-cross detection)

• Current transformers sensing circuit implementation

• Cost-effective bill of materials (BOM)

• Low-power modes effectively implemented, including the use of the built-in RTC

• LCD display, 4x44 segments including charge pump.

• Values shown on the LCD: V,A,W,Var,VA, kWh, kVarh, Hz

• Magnetic field electronic Tamper detection via ELECTRONIC TAMPER MAG3110

sensor and tamper buttons

• Built-in user push-button. LEDs pulse outputs (kWh, kVARh)

• IEC1107 infrared hardware interface or Optically isolated RS232 interface

• Comunication interface connector, could be use for (I2C Daughter Card) for connection to

a ZigBee® network

Software provided

• Multiple advanced filter metering algorithms. MQX Lite real-time operating system

• Comprehensive peripheral library drivers

Kinetis M Series: 3-Phase e-Meter Reference Design (EMEA & A/P regions)

Page 17: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 16

Metrology

Cortex-M0+

MCU

AFE

20Bit

SD

MCU

Cortex

RF

or

AFE

MCU

Cortex

RF

or

AFE

) & Security)

Application/

Comms

Cortex-M4

MCU

128KB-1MB

MCU

Cortex

RF

or

AFE

MCU

Cortex

RF

or

AFE

MQX RTOS

BeeKit

Comm Stacks

Metrology SW

Security

DLMS

NAN

HAN

Software

HAN Com

NAN Com

General Purpose

Kinetis MCUs

Kinetis

Freescale Smart Metering Solutions

Page 18: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 17

Feature Integration

Kinetis L Series

(CM0+)

Kinetis L Series:

Ultra-low power, Ultra-low cost

Cortex-M0+, 48MHz

Connectivity, HMI, 1.71V-3.6V

Mem

Size

2MB

1MB

512KB

256KB

128KB

64KB

32KB

16KB

8KB

Kinetis K Series (CM4)

Kinetis K Series:

High performance, Mixed Signal, Connectivity

Cortex-M4 (DSP+FPU), 50-150MHz

Very-Low Power, Analog, HMI, Security,

1.71-3.6V

Kinetis X Series (CMx)

Kinetis X Series:

Extreme performance, new Cortex-Mx, 400MHz

with QSPI interfaces

Kinetis Line Portfolio Scalability

Page 19: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 18

Kinetis K Series

Page 20: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 19

K Series: MCU Family Compatibility

Hardware & software compatible MCU

families with scalable performance,

memory and feature integration

I I I I I I I I

I I I I I I I I

I I

I I I

I I

I I I K30 Family

72-100MHz

64-512KB

64-144pin

I I I I I I I I

I I I I I I I I

I I

I I I

I I

I I I K20 Family

50-120MHz

32KB-1MB

32-144pin

I I I I I I I I

I I I I I I I I

I I

I I I

I I

I I I K10 Family

50-120MHz

32KB-1MB

32-144pin

I I I I I I I I

I I I I I I I I

I I

I I I

I I

I I I K40 Family

72-100MHz

64-512KB

64-144pin

I I I I I I I I

I I

I I I

I I I I I I I I

I I

I I I K50 Family

72-100MHz

128-512KB

64-144pin

I I I I I I I I

I I I I I I I I

I I

I I I

I I

I I I K60 Family

100-150MHz

256KB-1MB

100-256pin

I I I I I I I I

I I

I I I

I I I I I I I I

I I

I I I K70 Family

120-150MHz

512KB-1MB

196-256pin

+ USB

+ Segment

LCD

+ Segment

LCD

+ USB

+ Ethernet, Encryption, Tamper

Detect, DRAM Controller

Entry

Point + Analog Measurement Engine,

Ethernet, Encryption

+ Graphics LCD

Page 21: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 20

Kinetis K Series: Four Sub-Families Available F

eatu

re Inte

gra

tion

128-512KB Flash, 100MHz

100MHz 128-512KB, 80-144pin

128KB-1MB Flash, 120-150MHz, FPU

64KB-256KB Flash, 72MHz

120-150MHz, Floating Point Unit,

128KB-1MB, 64-256pin

72MHz 64-256KB, 64-121pin

50MHz 32-512KB, 32-121pin

32KB-512KB Flash, 50MHz

K10 Family

Mixed-Signal

K20 Family

USB

K30 Family

Segment LCD

K40 Family

USB, Segment LCD

K50 Family (Medical)

Analog, USB, S. LCD,

Ethernet, Encryption

K60 Family

Ethernet, Encryption, USB

K10 Family

+ NAND Flash

K20 Family

+ USB (HS),

NAND Flash

K60 Family

+ USB (HS), Tamper, NAND

Flash, DRAM

K70 Family

+ Graphics LCD

K10 Family

Mixed-Signal

K20 Family

USB

K30 Family

Segment LCD

K40 Family

USB, Segment LCD

K50 Family (Medical)

Analog, USB, S. LCD, Ethernet,

Encryption

K10 Family

Mixed-Signal

K20 Family

USB

Page 22: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 21

K-Series Typical Current Consumption

Mode Kinetis

50MHz

Kinetis

72MHz

Kinetis

100MHz

Kinetis

120MHz

Kinetis

150MHz

Run (@max core, modules off, execution

from flash)

11.6mA (230uA/MHz)

~5.2mA@6MHz

20mA (277uA/MHz)

~5.6mA @6MHz

34.8mA (400uA/MHz)

~6.4mA@6MHz

51.5mA 63.0mA

Wait (@max core, modules off)

7.9mA 12.0mA 10.5mA 21.0mA 21.0mA

Stop 130uA 315uA 735mA TBD TBD

VLPRun (@4MHz core / 2MHz bus, modules off,

execution from flash)

710uA 0.9mA 1.25mA 2.3mA 2.3mA

VLPWait (@4MHz core / 2MHz bus, modules off)

275uA 0.35mA 1.05mA 1.8mA 1.8mA

VLPStop 6.3uA 20uA 50uA 200uA 200uA

LLS 4.4uA 5.0uA 6.0uA 200uA 200uA

VLLS3 1.0uA 3.0uA 3.0uA 6.5uA 6.5uA

VLLS2 840nA 2.5uA 2.5uA 3.4uA 3.4uA

VLLS1 360nA 1.4uA 2.0uA 2.9uA 2.9uA

VLLS0/B/A 210/60nA N/A N/A N/A NA

RTC Only (Running/Off)

Measured on Vbat pin 550nA/100nA 550nA/100nA 700nA/200nA

910nA/330n

A

910nA/330

nA

Page 23: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 22

Protected Wire

A B A B

GND Vcc

PCB

chip

Kinetis Secure System Overview

Flash Security Options: • User backdoor access disable • Factory access disable • Mass erase disable • Multiple transfers from Flash to config register

Memory and Peripheral Protection Unit (MPU): • 16 areas, supervisor/user • config registers are fully accessible

Tamper Detection (with battery backup): • Integrated sensors –

− Frequency − Voltage − Temperature

• 4x passive external tamper sources (inputs) • 2x active external tamper sources (2x output and input)

Cryptographic Acceleration Unit (CAU): • Symmetrical crypto • DES, 3DES, AES 128-256, SHA-1, SHA-256, MD5 • Random Number Generator (RNG)

Enablement: • High Assurance Boot (HAB) with tools • Crypto stacks

Secure storage: • 256-bit user area, erased by tamper • 128-bit unique chip identifier

Secure Real Time Clock (RTC): • Monotonic • Overflow and reprogram protection

Hardware Cyclic Redundancy Check (CRC)

Page 24: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 23

Kinetis L Series

Page 25: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 24

Kinetis L Series Energy Efficiency

• ARM Cortex-M0+ Processor

• 90nm low-power flash technology

• Bit Manipulation Engine

• <50uA/MHz, 3.8CM/mW

• Peripheral Bridge Crossbar

• Zero Wait State Flash Memory Controller

Ultra-efficient processing

• 90nm low-leakage flash technology

• Multiple RUN, WAIT and STOP modes

• 4us wake-up from deep sleep modes

• Clock & power gating, low-power boot options

• 2uA Deep Sleep Idd with register retention, LVD active and 4.3us wake-up

Ultra low-power

modes

• Smart peripherals function in deep sleep modes and can make intelligent decisions and process data without waking up the core – ADMA, UART, Timers, ADC, Segment LCD, Touch Sensing...

Energy-saving peripherals

Most Innovative

Process

Technology

Kinetis ARM®

Cortex-M4 MCUs

Page 26: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 25

RUN @3V, 48 MHz 83 uA/MHz

VLPR @3V, 4 MHz 39 uA/MHz

VLLS0 Deep Sleep @3V 205 nA

LLS Deep Sleep @3V 1.7 uA

CoreMark/MHz 1.77

LLS Wake-up Time 4.3 us

Time

Very Low Active and Standby

Power Consumption Energy Saving Peripherals Reduced Processing Time

Po

we

r

Initialization Control Compute

Deep Sleep Mode

EN

ER

GY

SA

VIN

GS

Ultra-low

Standby

Current

Ultra-low

Active

Current

Energy Efficiency: Energy = Power x Time

(Area Under the Curve)

Page 27: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 26

Mode CPU/Bus

Freq. Details

Peripheral

Clocks

Typical Idd

@ 3V, 25C

Recovery

Time

RUN

48/24 MHz

MAXIMUM CPU/Bus frequency.

Compute clocking option SUPPORTED

ENABLED 6.38mA

(133uA/MHz) -

48/24 MHz DISABLED 4.44mA

(93uA/MHz) -

48/- MHz Compute

Operation*

3.98mA

(83uA/MHz) -

VLPR

4/1 MHz

RESTRICTED CPU/Bus frequency.

Compute clocking option SUPPORTED

LVD OFF. Flash programming NOT supported

ENABLED 219uA

(55uA/MHz) -

4/1 MHz DISABLED 170uA

(43uA/MHz) -

4/- MHz Compute

Operation*

156uA

(39uA/MHz) -

WAIT 48/24 MHz MAXIMUM CPU/Bus frequency. CPU in SLEEP, peripherals functional.

Compute clocking option NOT supported DISABLED 3.88mA -

VLPW 4/1 MHz RESTRICTED CPU/Bus frequency. CPU in SLEEP, peripherals functional.

Compute clocking option NOT supported.

LVD OFF. Flash programming NOT supported

DISABLED 112uA 4us

STOP - MCU in static state, LVD ON. Energy-saving peripherals functional with ADMA.

AWIC detects wake-up source for CPU. - 309uA 4.3us

VLPS - Same as STOP mode. LVD OFF. - 2379nA 4.3us

LLS - MCU in low-leakage state retention power mode. LLWU detects wake-up source for

CPU including LPTMR, RTC, TSI, CMP, and select pin interrupts. Fast wake-up. - 1738nA 4.6us

VLLS3 - MCU in low-leakage mode, most internal logic OFF. All RAM contents retained and

I/O states held. LLWU controls wake-up source for CPU similar to LLS mode. - 1344nA 53us

VLLS1 - Similar to VLLS3 - 713nA 115us

VLLS0 - Pin wakeup supported. LPTMR, RTC, TSI and CMP wake-up supported with

external clock. Optional POR brown-out detection circuitry. -

411nA (POR) /

205nA (no POR) 115us

*Compute Operation shuts off bus and system clock for lowest power core processing. Peripherals

with an alternate asynchronous clock source can continue to operate.

** Excludes MKL02xx devices

RU

N

WA

IT

(SL

EE

P)

ST

OP

(DE

EP

SL

EE

P)

Kinetis L Series – Power Modes

Page 28: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 27

Energy-saving Peripherals (1) Intelligent peripherals increasing time in deep sleep modes

with no CPU intervention for increased battery life

Peripheral Low Power Functionality

DMA Allows energy-saving peripherals (ex. ADC, UART and Timer/PWM) to trigger asynchronous DMA request in

STOP/VLPS modes to perform DMA transfer and return to current power mode with no CPU intervention

UART

Supports asynchronous transmit and receive operations to the bus clock supporting communication down to

STOP/VLPS modes. Configurable receiver baud rate oversampling ratio from 4x to 32x allowing higher baud rates

with lower clock sources

SPI Supports slave mode address match wake-up function and first message capture down to STOP/VLPS modes

I2C Supports multiple address match wake-up function down to STOP/VLPS modes

USB Supports asynchronous wakeup on resume signaling down to STOP/VLPS

LPTPM

(Timer/PWM) Supports 16-bit timer input capture, output compare and PWM functions down to STOP/VLPS modes

LPTMR

(Timer/Pulse

Counter)

Supports 16-bit timer and pulse counter functions in all power modes

RTC Supports 32-bit seconds counter with seconds interrupt and programmable alarm in all power modes with include

temperature and voltage compensation

Page 29: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 28

Energy-saving Peripherals (2) Intelligent peripherals increasing time in deep sleep modes

with no CPU intervention for increased battery life

Peripheral Low Power Functionality

ADC Supports single conversions in multiple result registers down to STOP/VLPS modes with hardware averaging and

automatic compare modes

CMP (Analog

Comparator)

Supports threshold crossing detection in all power modes along with a triggered compare mode for lower

average power compares

DAC Supports static reference in all power modes

Segment LCD Supports alternate displays and blink capability in all power modes

TSI (Capacitive

Touch Sense

Interface) Supports wake-on capacitive touch on single channel in all power modes

LLWU (Low-

Leakage Wake-

up Unit)

Supports 8 wake-up pins, RESET and NMI wakeup pins, and some energy-saving peripherals in LLS and

VLLSx modes

Page 30: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 29

Kinetis L Series vs. Kinetis K Series

Category Kinetis L Series Kinetis K Series

Core, Performance ARM Cortex-M0+ (48MHz) ARM Cortex-M4 (50-150MHz)

Flash 8-256KB 32KB-1MB

Features Mixed-Signal, USB,

Seg. LCD

FlexMemory, Mixed-Signal, USB,

Seg. LCD, CAN, Ethernet, Gra. LCD,

DRAM, Crypto, Tamper Detect,

DRAM

Pin-count 16-121pin 32-256pin

Low Power ~40uA/MHz (VLPR) ~200uA/MHz (VLPR)

Price From $0.49

(MKL02, 8KB, 16QFN)

From $0.99

(MK10, 32KB, 32QFN)

Target Applications 8&16-bit replacement Low/mid/high –end 32-bit

Page 31: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 30

I I I I I I I I

I I I I I I I I

I I

I I I

I I

I I I K30 Family

72-100MHz

64-512KB

64-144pin

I I I I I I I I

I I I I I I I I

I I

I I I

I I

I I I K20 Family

50-120MHz

32KB-1MB

32-144pin

I I I I I I I I

I I I I I I I I

I I

I I I

I I

I I I K10 Family

50-120MHz

32KB-1MB

32-144pin

I I I I I I I I

I I I I I I I I

I I

I I I

I I

I I I K40 Family

72-100MHz

64-512KB

64-144pin

I I I I I I I I

I I

I I I

I I I I I I I I

I I

I I I K50 Family

72-100MHz

128-512KB

64-144pin

I I I I I I I I

I I I I I I I I

I I

I I I

I I

I I I K60 Family

100-150MHz

256KB-1MB

100-256pin

I I I I I I I I

I I

I I I

I I I I I I I I

I I

I I I K70 Family

120-150MHz

512KB-1MB

196-256pin

+ USB

+ Segment

LCD

+ Segment

LCD

+ USB

+ Ethernet, Encryption,

Tamper Detect,

DRAM Controller

+ Analog Measurement

Engine, Ethernet,

Encryption

+ Graphics LCD

I I I I I I I I

I I I I I I I I

I I

I I I

I I

I I I KL3x Family

48MHz

64-256KB

64-121pin

I I I I I I I I

I I I I I I I I

I I

I I I

I I

I I I KL2x Family

48MHz

32KB-256KB

32-121pin

I I I I I I I I

I I I I I I I I

I I

I I I

I I

I I I KL1x Family

48MHz

32KB-256KB

32-80pin

I I I I I I I I

I I I I I I I I

I I

I I I

I I

I I I KL4x Family

48MHz

128-256KB

64-121pin

Entry

Point

8-bit MCU

Compatible I I I I I I I I

I I I I I I I I

I I

I I I

I I

I I I KL0x Family

48MHz

8KB-32KB

<24-48pin

ARM

Cortex-M0+

ARM

Cortex-M4

Kinetis L/K Series: MCU Family Compatibility

Hardware & software compatible MCU families with scalable performance, memory and feature integration

Page 32: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 31

32QFN

5 x 5 mm

0.5mm pitch

(K10/20)

(KL0/1/2)

Kinetis K/L Series: Packaging

Common Packages

64MAPBGA

5 x 5 mm

0.5mm pitch

(K10/20)

(KL1*/2*/3*/4*)

Kinetis K Series Package

Kinetis L Series Package

48LQFP

7 x 7 mm

0.55mm pitch

(K10/20)

(KL0/1*/2*)

64LQFP

10 x 10 mm

0.5mm pitch

(K10/20/30/40/50)

(KL1/2/3/4)

80LQFP

12 x 12 mm

0.5mm pitch

(K10/20/30/40/50)

(KL1/2/3*/4*)

100LQFP

14 x 14 mm

0.5mm pitch

(K10/20/30/40/50/60)

(KL3/4)

144LQFP

20 x 20 mm

0.5mm pitch

(K10/20/30/40/50/60)

48QFN

7 x 7 mm

0.5mm pitch

(K10/20)

(KL0/1*/2*)

144MAPBGA

13 x 13 mm

1.0mm pitch

(K10/20/30/40/50/60)

256MAPBGA

17 x 17 mm

1.0mm pitch

(K60/70)

121MAPBGA

8 x 8 mm

0.65mm pitch

(K10/20/30/40/50/60)

(KL2/3/4)

32LQFP

7 x 7 mm

0.8mm pitch

(KL0)

35WLCSP

2.55x3x0.56 mm

0.4mm pitch

(KL1*/2*)

25WLCSP

2.3x2.3x0.56 mm

0.4mm pitch

(KL0*)

20WLCSP

2x2x0.56 mm

0.4mm pitch

(KL0)

90WLCSP

3.9x4.4x0.56 mm

0.4mm pitch

(K10/20*)

110WLCSP

3.9x4.4x0.56 mm

0.4mm pitch

(K10/20*)

120WLCSP

5.3x5.3x0.56 mm

0.4mm pitch

(K10/20/60)

143WLCSP

6.5x5.6x0.56 mm

0.4mm pitch

(K61)

24QFN

4 x4x1 mm

0.5mm pitch

(KL0x)

16QFN

3x3x1 mm

0.5mm pitch

(KL02)

Kinetis L Series Only Kinetis K Series Only

*proposed

Page 33: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 32

Metrology

Cortex-M0+

MCU

AFE

20Bit

SD

MCU

Cortex

RF

or

AFE

MCU

Cortex

RF

or

AFE

) & Security)

Application/

Comms

Cortex-M4

MCU

128KB-1MB

MCU

Cortex

RF

or

AFE

MCU

Cortex

RF

or

AFE

MQX RTOS

BeeKit

Comm Stacks

Metrology SW

Security

DLMS

NAN

HAN

Software

HAN Com

NAN Com Kinetis

Kinetis

KWxx Families

NAN/HAN Connectivity Solutions

Page 34: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 33

Kinetis W Series

Page 35: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 34

Big Connectivity Picture

Wideband Technologies

(More Complex)

• 802.11a

• 802.11b

• 802.11g

• 802.11n

• WiFi Direct

• HomePlug

• HomePlug Green PHY

Narrowband Technologies

(Less Complex)

• Bluetooth Low Energy (BL

• 802.15.4

• ZigBee RF4CE

• ZigBee Pro

• ZigBee IP

• Sub-GHz

• Wireless M-Bus

• G3-PLC

• PRIME-PLC

• P1901.2

Develop Internally

• KW01

• KW20

• KW40

• KW60

Partner

Page 36: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 35

Multi-PHY/MAC “IoT” IPv6 Software Strategy

• Plug-n-Play

Profiles

• IPv6 Centric

Networking

Tool Box

• MQX Lite or

CMSIS

Compatible

RTOS PHY

DLL

NETWORK

TRANSPORT

SESSION

PRES

APP

Sm

art

En

erg

y 2

.0

Las

t M

ile

Pro

file

+n

PHY

Profile API

MAC API

80

2.1

5.4

2.4

GH

z

Pow

erL

ine

(H

PG

P, G

.hn

)

WiF

i

+n

Kinetis MCU

Scalable

Portfolio

w/MQX

15.4

Modem

PLC

Mode

m

WiFi

Mode

m

80

2.1

5.4

g

Su

b G

Hz

Zig

Bee

IP

MQ

X R

TC

S

IPv6

To

ol

Bo

x

IPv6

Mo

te

To

ol B

ox

Separate PHY/MAC silicon Solutions…

isolates you from PHY/MAC Churn

Page 37: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 36

Flexible IP Stack

SE2.0

TLS

TCP/UDP

RPL

PANA

IPv6

6LoWPAN

ZigBee IP

UDP

LoadNG

LBP

EAP

IPv6

NDv6

6LoWPAN

PLC G3

HTTP

Sockets

TCP/UDP

IPv6

6LoWPAN

Basic Mote

1_6LoWPAN

6LoWPAN-AL

6LoWPAN-HC

2_Network

6LoWPAN-ND

NDv6

DefaultAddr

ICMPv6

IPSec-HMAC-SHA

IPv6

IPv6Addr

IPv6Tunnel

LocalIPv6Addr

3_Authentication

EAP

EAP-TLS

EncryptionAPI

IKEv2

PANA

PANA-Encryption

PANA-Relay

4_Security

TLS-AES-CCM

TLS-ECC

TLS-GCM

TLS-PSK

5_Routing

MPL

MRHOF

RPL

RIPng Trickle LoadNG

6_Transport

MLE

TCP

TLS

UDP

8_Application

DNS-SD

HTTP

MDNS SE2.0 CoAP

Lightweight Flexible IP Tool Box Specialized Individual Stacks

Wi-Fi

HTTP

Sockets

TCP/UDP

IPv4

IPv6

6LoWPAN

Mote Stack – FSL “Build Your Own” IP Stack

Page 38: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 37

ZigBee

PRO

RF4CE

Mote

Bare

Meta

l S

tacks

Portable to Different Platforms

Easy Integration of Customer Apps

Port to RTOS

CM

SIS

Com

patible

RT

OS

MQX Based Stacks

Page 39: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 38

Kinetis KW20 HAN Use Cases

Smart

Meters

In Home Displays /

Control Units

Adds Wireless Connectivity to :

For remote metering, energy management,

building control and automation.

AC

units

Appliances

Smart

plugs

Page 40: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 39

Home Automation

Heating/Cooling

Security

Switches

Door Locks

Closures

Lighting

Freescale IoT Gateway

Fire & Safety

Cloud

Smart Plugs

Page 41: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 40

Kinetis MKW2x Wireless MCU

Device Flash RAM Feature Package

MKW21D256VHA5 256 KB 32 KB No USB 8x8 63-pin LGA

MKW21D512VHA5 512 KB 64 KB No USB 8x8 63-pin LGA

MKW22D512VHA5 512 KB 64 KB USB 8x8 63-pin LGA

MKW24D512VHA5 512 KB 64 KB USB and Smart

Energy 2.0 8x8 63-pin LGA

Memories RF Transceiver System Core

Analog

Clocks

Security

Communications Timers

Cyclic Redundancy Check (CRC)

Tamper Detect

Cryptography Authentication Unit

Random Number Generator

USB Charger Detect

SPI

I2C

32 MHz Osc

SPI Interface

Internal and External Watchdogs

DMA

Phase-Locked Loop

Internal Reference Clocks

Low / High Frequency Osc.

Low Leakage Wake-Up Unit

Flex Timer

Programmable Delay Block

Independent Real Time Clock

Periodic Interrupt Timers

Low Power Timer

ARM CortexTM-M4 50 MHz

Interrupt Controller

Debug Interfaces

DSP

Program Flash (Up to 512 KB)

SRAM (Up to 64 KB) 16-bit ADC

High Speed Comparator with

6-bit DAC

Dual PAN ID

UART (ISO 7816)

USB On-The-Go (H)

USB Voltage Regulator

Frequency Locked Loop

FlexMemory Option 64 KB FlexNVM 4 KB FlexRAM

(MKW21D256 only)

IEEE 802.15.4 2006 2.4 GHz

Fast Antenna Diversity

CPU

• 50 MHz Cortex M4 CPU core

• Up to 512KB Flash & up to 64KB SRAM

• Optional (MKW21D256): 64 KB FlexNVM & 4 KB FlexRAM

• Typical current: 250 uA/Mhz run, 1.7uA RTC standby

Radio Transceiver, 2.4GHz

• IEEE-802.15.4 compliant

• -102 dBm Rx sensitivity and +10 dBm Tx output power

• Peak typical current: 17mA Tx and 19mA Rx

• Dual Personal Area Network (PAN) support in hardware

• Run two RF networks simultaneously

• Antenna diversity with automatic antenna selection

Security

• Active and passive tamper detection with RTC timestamp

• Crypto engine: DES, 3DES, AES 128-256, SHA-1, SHA-256, MD5, RNG

Software

• 812.15.4 2006 MAC

• RF4CE, ZigBee PRO, ZigBee IP

• ZigBee Profiles: ZSE, ZHA, ZHC, ZRC

• Freescale IPv6 Mote Stack

• MQX Lite RTOS

System

• UART, SPI, I2C, optional USB 2.0 FS/LS H/D/OTG

• 16-bit ADC

• Operating range: 1.8 V to 3.6 V, -40C to +105C

Page 42: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 41

Features and Benefits

Features Benefits

RF

• Class-leading link budget

112 dB link budget provides greater range,

reducing the need for external power amplifiers

and lowering cost.

• Low power consumption 17mA TX / 19 mA RX power consumption

extends battery life

• Dual PAN support System can actively participate in 2 networks,

eliminating the need for multiple radios.

• Diversity Support

Freescale’s FAD (Fast Antenna Diversity) allows

the hardware to automatically select between 2

antennas, improving reliability in high

interference environments.

Page 43: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 42

Features Benefits

MCU

• ARM® Cortex™-M4 core with DSP Up to 50 Mhz core provides a broad range of application

support

• Up to 512 KB of Flash and 64 KB of

RAM

Provides enough memory to run complicated protocols or

dual stacks and user applications on a single IC

• 256 KB of FlexMemory (MKW21 only) Allows user to define configuration of memory between

Flash and EEPROM

• Secure Flash Protects the code and data from unauthorized access or

modification

• Tamper detect Protects critical IP by detecting tamper events (NDA

required)

• Cryptography Acceleration Unit Reduces code size and execution time through hardware

support for advanced security protocols

• 128-bit Random Number Generator Meets the FIPS 140 Security Requirements for

Cryptographic Modules

Features and Benefits

Page 44: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 43

• Smart Energy Network (Utility)

• Home Automation

Network (Home

Owner)

• Dual PAN

− Smart Energy &

Home Automation

Dual PAN Use Case

Constrained

IPv6

Page 45: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 44

Dual Pan Lighting Demo

TWR-KW24D512

acting as gateway

Phillips Hue Bulb

ZigBeePRO HA1.2

TCP Connected Bulb

UDP over IPv6

Page 46: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 45

Dual PAN

Pre

amb

le

802.15.4 Packet (PAN 1) Sequence Idle

Ch

ann

el S

wit

ch

Preamble Search PAN 2

Ch

ann

el S

wit

ch

Preamble Search PAN 1

Active PAN 1

Ch

ann

el S

wit

ch

Preamble Search PAN 2

Dual Channel Example

Ability to participate in two networks simultaneously − Maintains two sets of network parameters PAN, MAC address (short and long), Channel

2 channels, 2 PANs − Manual mode – software controls

which PAN is active − Automatic mode – hardware controls

which PAN is active Time to dwell on channel can be set

from .5 mS to 3.2 seconds

If PAN is active when timer expired, sequence will complete before channel switch occurs

− Channel switch is 56 uS Time to switch, poll, receive packet and switch back is

<10mS

1 channel, 2 PANs • Address filtering is done simultaneously • No channel switch is necessary

Page 47: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 46

Kinetis KW2x Radio Power Modes

Mode Definition Idd @ 3.0V

and 25C

Transmit Radio transmitter on @ 0 dBm, crystal oscillator on, SPI active 18 mA

Receive Radio receiver on at -102 dBm, crystal oscillator on, SPI active 19.5 mA

LPPS Low power preamble search – Radio actively listening looking for preamble, transitions to full Receive when found. 15 mA

Hibernate Radio low power mode, crystal oscillator off, SPI functional < 1 µA

Reset Radio in reset <100 nA

RA

DIO

Note: Radio power modes operate independent of MCU power modes

Page 48: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 47 Shared Under NDA

Less Complex More Complex

ZRC ZID

RF4CE

802.15.4

Profiles

Network

MAC/PHY

RF4CE

ZSE1.x ZHA1.2

ZigBeePRO

802.15.4

ZigBee PRO

SE2.0

ZigBeeIP

802.15.4

ZigBee IP

ZHC

ZigBee Stacks – Use Cases

Page 49: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 48

Kinetis KW01 Use Cases

Concentrators

Gateways

In Home Displays /

Control Units

Up to several hundred meters

Adds Wireless Connectivity to :

For remote metering, energy management,

building control and automation.

HAN NAN Proprietary ISM

Proprietary Or

802.14.5e/g,

IPv6/RPL

6LoWPAN

Page 50: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 49

Kinetis KW01 Wireless MCU (Sub 1-GHz)

Device Flash / Flex RAM Package

MKW01Z128CHN 128 KB 16 KB 8x8 56-pin LGA

ARM Cortex-M0+

48 MHz

Core

Debug

Interfaces

Interrupt

Controller

Analog Timer Interfaces Clock

System Memory Sub-1GHz RF

Phase-Locked

Loop

Frequency-

Locked Loop

Frequency

Oscillators

Internal Ref

Clocks

DMA

Low-

Leakage

Wake Up

Unit

1 x IIC

128KB

Flash

16KB

RAM

GPIOs

66-byte

FIFO

RF I/O

2x 10-ch Timer

Peiodic

Interrupt

Timers

32 MHz

Oscillator

Packet

Engine

(AES)

16-bit ADC

Analog

Comparator

6-bit DAC

Low Power

Timer

2 x UART

Xtrinsic

Touch-

sensing

RF Boost

1 x SPI

Eng Samples Now

Qualified Oct, Launch Jan 2014 CPU

• 32-bit ARM Cortex M0+ 48MHz Core

• 128KB Flash and 16KB SRAM

Radio transceiver, Sub 1-GHz

• Supports 290-344MHz, 424-510MHz, and 862-1020MHz frequency bands

• FSK, GFSK, MSK, GMSK and OOK modulations up to 600kbps

• Up to -120dBm Rx sensitivity @ 1.2kbps

• -18 to +17dBm Tx output power in steps of 1dBm

Ultra low power for battery operated devices

• Typical consumption

• 1.7µA standby

• <130 uA/MHz CPU system run mode

• 16 mA Rx peak

• 20 mA Tx peak at 0 dBm, 33 mA at +10 dBm

Software

• Simple-MAC, user modifies for their proprietary protocols

System

• 16-bit ADC, Cap Touch Sensors, I2C, UART, SPI, Timers

• Operating Range: 1.8V to 3.6V, -40C to +85C

Page 51: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 50

The Internet of Things: Metropolitan Area Networks

MAN Network Characteristics:

• Thousands of devices per gateway

• Long distance between nodes

• Many hops deep

Page 52: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 51

Concentrator

End Node

End Node

Contains Freescale P1025

Network Processor

Contains Freescale Kinetis MCU

and Sub 1-GHz Smart Radio

Details at:

http://www.freescale.com/webapp/sps/site/prod_summary.jsp?code=TWR-METRO-KIT

Freescale/Nivis IoT Metro Area Network Dev Kit

• Kit features Radio Modem Modules from − Freescale Kinetis MCU

− Freescale MC12311 Sub 1-GHz smart radio

• Nivis stack based on latest internet and IEEE standards for the Internet of Things (IoT) i.e. IPv6, 6LoWPAN, 802.15.4g/e

• Modules have simple API to wirelessly enable existing embedded MCU sensors and devices

• Kit expands easily to 20 end-nodes. Enables Immediate field trials.

• Modules and Kit pre-certified for use in US/Canada, Japan, and Europe

Available Now

Page 53: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 52

Low Power Wi-Fi

• TWR-WIFI-G1011MI 802.11b Wi-Fi Module

− Gainspan module quickly adds Wi-Fi and IP connectivity

− Low latency, quick wakeup, long battery life, great range performance

− GS1011 transceiver operates with standard 802.11 b/g/n access points at speeds up to 11 Mbps

− UART and SPI interfaces

− Full Wi-Fi stack including WPS and optional networking stack and services, WEP, WPA, WPA2-PSK, Enterprise security

− Included in FreeScale CodeWarrior IDE

Source code for device driver

Optimized for MQX

Flexible optimization for specific applications

• Long range up to hundreds of meters

• Multiple years of life from 2 AA batteries

− Certified RF Module: Wi-Fi, FCC, IC, Japan, ETSI, RoHS

Page 54: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 53

Wi-Fi g/n and Wi-Fi Direct

• Two approaches – both designed for the Tower System,

supported in CodeWarrior, tightly integrated with MQX

− TWR-WIFI-RS2101 802.11n Wi-Fi Module

Redpine Signals module, 802.11b/g and single stream 802.11n

No WLAN driver required on host processor, I/F via SPI, UART

Integrated antenna, frequency reference and low-frequency clock

Ultra-low-power operation with power save modes

Reference design certified for FCC/IC/CE

− TWR-WIFI-AR4100 802.11n Wi-Fi Module

Ultra-low power Atheros AR4100 Wi-Fi “System-in-Package”

Offloads Wi-Fi functionality from application MCU

Integrated RF front end, RF shield

Best in class Rx sensitivity and integrated high-power, high efficiency

linearized power amplifier

Industry’s smallest FCC-certified WiFi package at 8.3 x 9.2

Wi-Fi DirectTM ready

Page 55: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 54

Tamper Detection

Page 56: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 55

• MMA8491: tilt tamper detection device designed for metering applications

− gas, water, electric

• Simple I2C interface for MCUs

• Easy to use default 45° tilt detect but threshold is programmable

• “Ball in a box” replacement: high reliability on tilt tamper detection on three axis

Programmable Tilt

Threshold

N America Europe

Tilt Tamper Detection

Used in KM3x Smart Meter Reference Designs from Freescale

MMA8491Q 3-Axis Accelerometer in Smart Meter

Page 57: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 56

MMA8491Q Xtrinsic Features and Benefits

Feature Specification Benefits

Power Consumption 400 nA / Hz

Stand by current: 2 nA Low power for long battery life

Industrial Package 3 x 3 x 1 mm

0.65 mm lead pitch 12 pin QFN package Lead pitch compiles with industrial footprint

3–axis tilt sensor 45º tilt threshold on each axis

Out-of-box tilt detection sensor saves setup time

Saves MCU resources because the device is

preconfigured

Fast turn-on time 0.7 ms Reduces turn-on time data latency

High resolution 1024 counts / g with ±8g dynamic range Enables high resolution application with low power

consumption

Digital output I2C Interface up to 400 KHz Works well with MCU-based devices

Supply voltage 1.95 to 3.6 V Wide operating range for various applications

Page 58: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 57

Application Processors

Page 59: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 58

MCU/MPU Portfolio (Current & Future)

Kinetis W Series Integrated wireless

connectivity ARM

Cortex-M4 and M0+

MCU families with class-

leading sub-1 GHz and

2.4 GHz RF transceivers.

Pe

rfo

rma

nc

e

Integration

Freescale Bundled IDE, RTOS & Middleware - Rapid Prototyping Platform - Broad ARM Ecosystem Support

Leading Performance - Low Power - Scalability - Industrial-grade Reliability & Temp

General Purpose

Segment Focused

Kinetis M Series High accuracy metrology

ARM Cortex-M0+ MCU

families for single chip

smart meter

implementations.

Kinetis K Series Industry-first ARM

Cortex-M4 MCU families

from 50MHz / 32KB with

low power, FlexMemory,

mixed-signal and broad

connectivity, HMI and

security features.

Kinetis V Series High efficiency, high

speed peripherals ARM

Cortex-M0+ & Cortex-

M4 MCU families for use

in motor control &

power conversion.

Vybrid Controller

Solutions Rich Apps in Real Time.

i.MX Applications

Processors Your Interface to the

World.

Kinetis E Series Robust, 5V ARM

Cortex-M0+ & ARM

Cortex-M4 MCU families

for use in high electrical

noise environments.

Safety features for high-

reliability applications.

Kinetis L Series Ultra-low power/cost

ARM Cortex-M0+ MCU

families from 48MHz /

8KB with mixed-signal,

connectivity and HMI

features in low pin-count

packages.

Integration

i.MX 7

Coming

2014

Kinetis X Series Extreme performance

both Flash and Flash-

less version. Supports

high speed Quad-SPI for

code retrieval and

execution.

Vybrid Controller

Solutions Rich Apps in Real Time.

Page 60: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 59

Rich Apps in Real Time

• Integrated for the First Time, an ARM Cortex-A5 MPU with a Cortex-M4

microcontroller, sharing a large 1.5 MB on-chip SRAM, secure boot, anti-

tamper and encryption engines, and a wide range of interfaces

• Scalable System Performance, ranging from a single highly-efficient

ARM Cortex-A5 core to a dual-core Cortex-A5 + Cortex-M4 MPU – for

simple industrial HMI, secure control, energy conversion, integrated

connectivity and mobile battery-operated applications

• Total System Solution including reference designs, application notes,

integrated development environment tools, Linux® OS and MQX™ RTOS,

Tower System and a rich set of Freescale partner resources

Vybrid Controller Solutions

Page 61: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 60

Available Now

Vybrid Controller

• ARM® Cortex™-A5 and Cortex™-M4 technology

− Free Timesys Linux® OS and MQX™ RTOS can run simultaneously

− Software partitioning across cores

Predictable interrupt management

− ARM ® Development Studio 5 (DS-5™) for both core types in one IDE

Powerful compiler, optimized for best code size and performance

Powerful DS-5 debugger

Streamline™ Performance Analyzer

• Anti-clone, anti-tamper and encryption security hardware

• Cost-saving memory options

− 1.5MB SRAM replaces off-chip DRAM

512K with ECC protection

512K can be configured as L2 cache (no ECC)

− DDR3 memory (with ECC) is half the cost of DDR2

− Dual Quad SPI interface

Lower cost than NAND or NOR boot flash

eXecute In Place (XIP) can run some programs

Page 62: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 61

Cortex-A5 Only Single Core

Cortex-A5 + Cortex-M4 Multicore

Fe

atu

re In

teg

rati

on

Performance

VF3xx – ARM Cortex-A5 up to 266 MHZ WQVGA LCD, Audio, Secure Boot, Tamper Detect, USB OTG w/HS PHY, Dual Ethernet, L2 Switch, Dual Quad-SPI, NAND Flash Controller

VF6xx - ARM Cortex-A5 up to 500 MHz + Cortex-M4 up to 167 MHz Dual Heterogeneous Cores, Dual SVGA LCD, Camera Interface with Video ADC, Stereo Audio, DDR, Secure Boot, Tamper Detect, Dual USB OTG w/HS PHY, Dual Ethernet, L2 Switch

VF5xx - ARM Cortex-A5 up to 500 MHz SVGA LCD, Camera Interface, Stereo Audio, DDR, Secure Boot, Tamper Detect, Dual USB OTG w/HS PHY, Dual Ethernet, L2 Switch

Vybrid Controller Solutions (F-Series)

Page 63: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 62

• Hardware security accelerators

− Secure boot

− Cryptographic accelerators

− Tamper detection

Core

Cortex-M4 Up to 167MHz

Communication

UART

DSPI

CAN

SDIO

Ethernet

USB Host

USB OTG

I2C

Dis

pla

y

Display & Imaging

Seg

LCD

Imag

ing

GPIO

I2S

Audio

ESA

I

SPD

IF

Memory I/F

Quad SPI

DDR-C

NAND-C

External Bus

Core

Cortex-A5 Up to 500MHz

Analog

ADC

DAC

Cry

pto

M

od

ule

R

eal

Tim

e

Inte

grit

y

SNV

S

Tam

pe

r

De

tect

ion

Secu

re F

use

HA

B

Secu

re J

TAG

Secu

rity

Touch Screen

controller

Vybrid Differentiator: Security

• Hardware-supported security features:

− Secure High Assurance Boot

− AES, DES/3DES, SHA-1, SHA-224, SHA-256

− Run-time Integrity Checker and Security Controller (incl. Secure RAM and Security Monitor)

− Random Number Generator (NIST SP 800-90)

− Secure JTAG Controller (with electrical fuses)

− Secure real-time clock

− Universal Unique ID

− Tamper Detection

− ARM TrustZone

Page 64: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 63

http://arduino.cc/en

http://arduino.cc/en

Gra

ph

ics

To

ols

O

S

Vybrid – Tools and Software

Page 65: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 64

MCU/MPU Portfolio - Current & Future

Kinetis W Series Integrated wireless

connectivity ARM

Cortex-M4 and M0+

MCU families with class-

leading sub-1 GHz and

2.4 GHz RF transceivers.

Pe

rfo

rma

nc

e

Integration

Freescale Bundled IDE, RTOS & Middleware - Rapid Prototyping Platform - Broad ARM Ecosystem Support

Leading Performance - Low Power - Scalability - Industrial-grade Reliability & Temp

General Purpose

Segment Focused

Kinetis M Series High accuracy metrology

ARM Cortex-M0+ MCU

families for single chip

smart meter

implementations.

Kinetis K Series Industry-first ARM

Cortex-M4 MCU families

from 50MHz / 32KB with

low power, FlexMemory,

mixed-signal and broad

connectivity, HMI and

security features.

Kinetis V Series High efficiency, high

speed peripherals ARM

Cortex-M0+ & Cortex-

M4 MCU families for use

in motor control &

power conversion.

Vybrid Controller

Solutions Rich Apps in Real Time.

i.MX Applications

Processors Your Interface to the

World.

Kinetis E Series Robust, 5V ARM

Cortex-M0+ & ARM

Cortex-M4 MCU families

for use in high electrical

noise environments.

Safety features for high-

reliability applications.

Kinetis L Series Ultra-low power/cost

ARM Cortex-M0+ MCU

families from 48MHz /

8KB with mixed-signal,

connectivity and HMI

features in low pin-count

packages.

Integration

i.MX 7

Coming

2014

Kinetis X Series Extreme performance

both Flash and Flash-

less version. Supports

high speed Quad-SPI for

code retrieval and

execution.

i.MX Applications

Processors Your Interface to the

World. i.MX6

Availability

NOW!

i.MX 7

Coming

2014

Page 66: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 65

• Clear market leader for eReader applications processors (IDC)

• No. 1 in applications processors for tablets and eReaders (IDC 12/2011)

• No. 2 in auto infotainment (Strategy Analytics)

1995 2001 2003 2005 2009 2012

Dragonball 1st FSL Apps

Processor

i.MX3 Series ARM11

GPU Integration

i.MX1 1st FSL ARM9

Apps Processor

i.MX2 Series 90nm LP

HW Video Accel

Analog Integration

i.MX5 Series 65nm LP/GP

ARM Cortex-A8

>1GHz

i.MX 6 Series 40nm LP

ARM Cortex-A9

Multi-core family

50+ Products

>150M Units

Six Generations of Application Processors

Page 67: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 66

i.MX 6 Series

• Industry’s Most Scalable ARM

Processors

• Build scalable product lines with ultimate versatility

• Software and hardware compatibility across single, dual and quad core devices

• Easy to use development kits

• Best-in-class performance, low power consumption and bleeding-edge multimedia and graphics

• Optimized peripherals tailored for automotive, industrial and consumer markets

Page 68: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 67

i.MX 6

i.MX 6Quad

i.MX 6 i.MX 6 i.MX 6

i.MX 6SoloLite

i.MX 6Solo

i.MX 6Dual

i.MX 6

i.MX 6DualLite

• 4x 1/1.2GHz

• x64 533MHz DDR3

• Dual HD1080p video

• 2D+3D (3 GPUs),

176 Mtri/s

• LCD

• 1x 1GHz

• x32 400MHz DDR3

• No HW video accel.

• 2D graphics (2 GPUs)

• LCD, EPD

• 1x 1GHz

• x32 400MHz DDR3

• HD1080p video

• 2D+3D (2 GPUs),

53Mtri/s

• LCD, EPD

• 2x 1/1.2GHz

• x64 533MHz DDR3

• Dual HD1080p video

• 2D+3D (3 GPUs),

176 Mtri/s

• LCD

• 2x 1GHz

• x64 400MHz DDR3

• HD1080p video

• 2D+3D (2 GPUs),

53Mtri/s

• LCD, EPD

Pin-to-pin Compatible

Software Compatible

i.MX 6 Series Overview Scalable Series of Five ARM Cortex A9-based SoC Families

Page 69: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 68

Freescale i.MX 6: Unmatched Pin-compatibility

Pin-compatibility

inside a family

(typically frequency

scaling)

i.MX 6DualLite i.MX 6Dual i.MX 6Quad i.MX 6Solo

i.MX 6Dual

i.MX 6Dual

Pin-compatibility

between families

Pin-compatibility

inside a family

(frequency scaling,

fewer features,

different qualifications)

Competitors Freescale

Page 70: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 69

i.MX 6 Series Differentiated Features

• ARM® Cortex™-A9 based solutions with up to 1.2 GHz

• 3D video playback in high definition for stunning visual experience

• Triple Play graphics architecture enables ultra-vivid graphics with separate 3D, 2D, and OpenVG graphics engines

• Display interfaces LVDS and HDMI plus support for eInk low-power display technology

• Optimized peripheral sets: PCIe/SATA/GbE, USB/SD/MIPI and CAN/MLB150 tailored for the auto infotainment, consumer and industrial markets

• 64-bit memory bus for optimal performance, and memory interfaces support DDR3, DDR3L and LP-DDR2

• Integrated power management simplifies design and reduces external components

• Specialized support for harsh conditions unique to automotive and industrial environments (i.e. extreme temperatures)

Features vary by product family

i.MX 6

Page 71: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 70

i.MX 6Solo

i.MX 6Dual i.MX 6Quad

• Dual ARM Cortex-A9

at 1/1.2GHz

• 1 MB L2 cache, Neon,

VFPvd16, Trustzone

• 3D graphics

with 4 shaders

• Two 2D GFX engines

• 64-bit DDR3 and 2-

channel 32-bit

LPDDR2 at 533MHz

• 1080p60 video

• Integrated PCIe

• Gigabit Ethernet

• Integrated SATA-II

• Single ARM

Cortex-A9 at 1.0GHz

• 512KB L2 cache,

Neon, VFPvd16,

Trustzone

• 3D graphics

with 1 shader

• 2D graphics

• 32-bit DDR3 and

LPDDR2 at 400MHz

• 1080p30 video

• Gigabit Ethernet

• Integrated PCIe

• Integrated EPD

controller

• Quad ARM Cortex-A9

at 1/1.2GHz

• 1 MB L2 cache,

Neon, VFPvd16,

Trustzone

• 3D graphics

with 4 shaders

• Two 2D GFX engines

• 64-bit DDR3 and 2-

channel 32-bit

LPDDR2 at 533MHz

• 1080p60 video

• Integrated PCIe

• Gigabit Ethernet

• Integrated SATA-II

• Dual ARM

Cortex-A9 at 1.0GHz

• 512KB L2 cache,

Neon, VFPvd16,

Trustzone

• 3D graphics

with 1 shader

• 2D graphics

• 64-bit DDR3 and 2-

channel 32-bit

LPDDR2 at 400MHz

• 1080p30 video

• Gigabit Ethernet

• Integrated PCIe

• Integrated EPD

controller

• Single ARM®

Cortex™- A9 at 1GHz

• 256KB L2 cache,

Neon, VFPvd16,

Trustzone

• 2D graphics

• 32-bit DDR3 and

LPDDR2 at 400MHz

• 10/100 Ethernet

• Integrated EPD

controller

i.MX 6DualLite

i.MX 6SoloLite

Red indicates change from column to the left

• Single Cortex™- A9

at 1GHz

• Single Cortex-M4

at 166Mhz

• 256KB L2 cache,

Neon, VFP,

Trustzone

• 3D and 2D Graphics

• 32-bit DDR3 and

LPDDR2 at 400MHz

• Dual Gigabit

Ethernet

• Integrated PCIe

i.MX 6SoloX (in development)

Pin-to-pin and Power Compatible

Software Compatible

• ARM Cortex-A9 based solutions ranging up to 1.2GHz

• HD 1080p encode and decode (except 6SL/SX)

• 3D video playback in high definition (except 6SL/SX)

• Integrated IO’s that include HDMI v1.4, MIPI and LVDS, display ports, MIPI camera,

Gigabit Ethernet, multiple USB 2.0 and PCI-Express

• SW support: Google Android™, Linux®, QNX, Windows® Embedded CE

i.MX 6 Series At a Glance Scalable Series of Six ARM Cortex A9-based SoC Families

Page 72: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 71

Multimedia

i.MX 6Quad/6Dual

CPU Platform

System Control

Dual / Quad Cortex-A9

Security

Secure JTAG

PLL, Osc

Clock & Reset

NEON per core

Watch Dog x2

Timer x3

PWM x4

Internal Memory

ROM

RAM

Graphics: OpenGL/ES 2.x,

OpenCL/EP, OpenVG 1.x

Smart DMA

1MB L2-cache + VFPv3

Updated from i.MX53

RNG

TrustZone

Security Ctrl

Secure RTC

32KB I-cache per core

32KB D-cache per core

Video Codecs: 1080p30

Connectivity

LP-DDR2,

DDR3 / LV-DDR3

x32/64, 533 MHz

MMC 4.4 / SD 3.0 x3

MMC 4.4 / SDXC

UART x5, 5Mbps

I2C x3, SPI x5

ESAI, I2S/SSI x3

3.3V GPIO

USB2 OTG & PHY USB2 Host & PHY

MIPI HSI

S/PDIF Tx/Rx

PCIe 2.0 (1-lane)

1Gb Ethernet

+ IEEE1588

NAND Ctrl (BCH40)

USB2 HSIC Host x2

S-ATA & PHY 3Gbps Power Mgmt

Power Supplies

FlexCAN x2 MLB150 + DTCP

eFuses

Ciphers

20-bit CSI

HDMI & PHY

MIPI DSI

LCD & Camera Interface

24-bit RGB, LVDS (x3-8)

MIPI CSI2

IOMUX

Temp Monitor

Audio: ASRC

PTM per core

Keypad

Resizing & Blending

Inversion / Rotation

Image Enhancement

2x Imaging Processing Unit

i.MX 6Quad/6Dual Applications Processor

Specifications

• CPU: i.MX 6Quad 4x Cortex-A9 @1.0/1.2 GHz, 12000 DMIPS i.MX 6Dual 2x Cortex-A9 @1.0/1.2 GHz, 6000 DMIPS

• Process: 40nm

• Core Voltage: 1.1V

• Package: 21x21 0.8mm Flip-chip BGA

Key Features and Advantages

• Multi-core architecture for high performance, 1MB L2 cache

• 64-bit LP-DDR2, DDR3 and raw / managed NAND

• S-ATA 3Gbps interface (SSD / HDD)

• Delivers rich graphics and UI in HW

− OpenGL/ES 2.x 3D accelerator with OpenCL EP support and OpenVG 1.1 acceleration

• Drives high resolution video in HW

− Multi-format HD1080 video decode and encode

− 1080p60 decode, 720p60 encode

− High quality video processing (resizing, de-interlacing, etc.)

• Flexible display support

− Four simultaneous: 2x Parallel, 2x LVDS, MIPI-DSI, or HDMI

− Dual display up to WUXGA (1920x1200) and HD1080

• MIPI-CSI2 and HSI

• Increased analog integration simplifies system design and reduces BOM

− DC-DC converters and linear regulators supply cores and all internal logic

− Temperature monitor for smart performance control

• Expansion port support via PCIe 2.0

• Car network: 2xCAN, MLB150 with DTCP, 1Gb Ethernet with IEEE1588

Page 73: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 72

SABRE Board for

Smart Devices SABRE Platform for

Smart Devices

P/N: MCIMX6Q-SDB

• Cost-effective ($399),

open source

development platform

• Designed to simplify

product evaluation

P/N: MCIMX6Q-SDP

MCIMX6DL-SDP

• Smart Device Market-

focused

• Form-factor ready to

accelerate design & time to

market ($999)

SABRE Platform for

Automotive Infotainment

P/N: MCIMXABASEV1

MCIMX6SAICPU1

MCIMX6QAICPU1

• Automotive Market-focused

• Standard base board ($699)

and adaptable CPU card

($799) system

Freescale i.MX 6 Series Development Systems

Page 74: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 73

Hardware

OS Layer

Middleware

Layer

Segment

Specific

Applications/

HMI

Media

Framework

Graphics

Libraries

Power

Management

Security /

DRM

i.MX PLATFORM

Drivers Accelerated

Codecs

Kernel Bootloader

• Optimized drivers

• Codec bundle

• Common code base

• Latest kernels

• Optimized OpenGL/ES

• Codec parsers

• Power management hooks

• Flash10

Auto infotainment

• Fast boot

• Connectivity

• MARS, GenIVI

eReaders

• EPD optimizations

• Adobe PDF Reader

Tablets

• Flash AIR

• Skype

• Player tuning

Fre

escale

fo

cu

s

UI Games Apps Browser Launcher

Pa

rtn

ers

Ecosystem

Software Completeness

Page 75: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 74

Session Summary

• Freescale has high precision metrology solutions for billable meters

• Freescale’s Kinetis line of MCUs/MPUs can meet any

Application/Communication processor need

• Freescale has best in class Home Area Network technolgy

• Freescale can create a highly competitive Neighborhood Area

Network with our silicon and partners

Page 76: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 75

Session Closing

You should now be able to:

• Describe the different areas of the architecture of a smart

meter

• Name and describe the Freescale lines of products that could

be used in an each function of a smart meter

• Name and describe the Freescale products that can be used

in the Neighborhood Area Networks (NANs) and Home Area

Networks (HANs)

Page 77: Build the Smart Grid - NXP Semiconductorscache.freescale.com/files/training/doc/ftf/2014/FTF-SEG-F0087.pdf · Build the Smart Grid: ... Kinetis KM PGA+SD SD SD SD PGA+SD PGA+SD Phase

TM

External Use 76

For Further Information

• Session Materials will be posted @ www.freescale.com/ftf

• Come see all of this technology demonstrated in theTech Lab

• For further information or to set up a conference call please contact:

− Mike Dow – Microcontrollers [email protected]

• For more information on the Freescale silicon used in the demonstration:

− Kinetis:

http://www.freescale.com/webapp/sps/site/homepage.jsp?code=KINETIS

- i.MX

http://www.freescale.com/webapp/sps/site/homepage.jsp?code=IMX_HOME

- Vybrid

http://www.freescale.com/webapp/sps/site/homepage.jsp?code=VYBRID&tid=prodlib

- Wireless Connectivity

http://www.freescale.com/webapp/sps/site/taxonomy.jsp?code=RF_TRANSCEIVERS&tid=prodlib