cec 220 digital circuit design introduction to vhdl friday, february 21 cec 220 digital circuit...
DESCRIPTION
Introduction to VHDL Friday, February 21 CEC 220 Digital Circuit Design Slide 3 of 10 Large digital systems are unwieldy to design manually E.g. design a H.264 video transcoder Hardware Description Languages (HDL) allow for design automation Design Simulation Synthesis Verification RTL: Register Transfer Level ESL: Electronic Sys LevelTRANSCRIPT
![Page 1: CEC 220 Digital Circuit Design Introduction to VHDL Friday, February 21 CEC 220 Digital Circuit Design Slide 1 of 10](https://reader035.vdocument.in/reader035/viewer/2022062401/5a4d1b437f8b9ab0599a2083/html5/thumbnails/1.jpg)
CEC 220 Digital Circuit DesignIntroduction to VHDL
Friday, February 21 CEC 220 Digital Circuit Design Slide 1 of 10
![Page 2: CEC 220 Digital Circuit Design Introduction to VHDL Friday, February 21 CEC 220 Digital Circuit Design Slide 1 of 10](https://reader035.vdocument.in/reader035/viewer/2022062401/5a4d1b437f8b9ab0599a2083/html5/thumbnails/2.jpg)
Lecture Outline
Friday, February 21 CEC 220 Digital Circuit Design
• Introduction to VHDL
Slide 2 of 10
![Page 3: CEC 220 Digital Circuit Design Introduction to VHDL Friday, February 21 CEC 220 Digital Circuit Design Slide 1 of 10](https://reader035.vdocument.in/reader035/viewer/2022062401/5a4d1b437f8b9ab0599a2083/html5/thumbnails/3.jpg)
Introduction to VHDL
Friday, February 21 CEC 220 Digital Circuit Design Slide 3 of 10
• Large digital systems are unwieldy to design manually E.g. design a H.264 video transcoder
• Hardware Description Languages (HDL) allow for design automation Design Simulation Synthesis Verification
RTL: Register Transfer Level
ESL: Electronic Sys Level
![Page 4: CEC 220 Digital Circuit Design Introduction to VHDL Friday, February 21 CEC 220 Digital Circuit Design Slide 1 of 10](https://reader035.vdocument.in/reader035/viewer/2022062401/5a4d1b437f8b9ab0599a2083/html5/thumbnails/4.jpg)
Introduction to VHDLVHDL Description of Combinational Logic Circuits
Friday, February 21 CEC 220 Digital Circuit Design Slide 4 of 10
• Basic example
E <= D or (A and B);
Signal_Name <= Expression;
Behavioral Description
![Page 5: CEC 220 Digital Circuit Design Introduction to VHDL Friday, February 21 CEC 220 Digital Circuit Design Slide 1 of 10](https://reader035.vdocument.in/reader035/viewer/2022062401/5a4d1b437f8b9ab0599a2083/html5/thumbnails/5.jpg)
Introduction to VHDLVHDL Description of Combinational Logic Circuits
Friday, February 21 CEC 220 Digital Circuit Design Slide 5 of 10
• Basic example
Assignment operator
Concurrent statements
Evaluated anytime variables changes
If a delay time is not specified then the default is used
Dataflow Description
![Page 6: CEC 220 Digital Circuit Design Introduction to VHDL Friday, February 21 CEC 220 Digital Circuit Design Slide 1 of 10](https://reader035.vdocument.in/reader035/viewer/2022062401/5a4d1b437f8b9ab0599a2083/html5/thumbnails/6.jpg)
Introduction to VHDLVHDL Description of Combinational Logic Circuits
Friday, February 21 CEC 220 Digital Circuit Design Slide 6 of 10
• A Second Example:
CLK <= not CLK after 10 ns;
A concurrent statement
![Page 7: CEC 220 Digital Circuit Design Introduction to VHDL Friday, February 21 CEC 220 Digital Circuit Design Slide 1 of 10](https://reader035.vdocument.in/reader035/viewer/2022062401/5a4d1b437f8b9ab0599a2083/html5/thumbnails/7.jpg)
Introduction to VHDLVHDL Description of Combinational Logic Circuits
Friday, February 21 CEC 220 Digital Circuit Design Slide 7 of 10
• Consequences of a concurrent statement
![Page 8: CEC 220 Digital Circuit Design Introduction to VHDL Friday, February 21 CEC 220 Digital Circuit Design Slide 1 of 10](https://reader035.vdocument.in/reader035/viewer/2022062401/5a4d1b437f8b9ab0599a2083/html5/thumbnails/8.jpg)
Introduction to VHDLVHDL Description of Combinational Logic Circuits
Friday, February 21 CEC 220 Digital Circuit Design Slide 8 of 10
• VHDL Syntax: Signal names and other VHDL identifiers may contain
letters, numbers, and the underscore character (_). An identifier must start with a letter, and it cannot end with
an underscore. VHDL is mostly case insensitive. Thus, C123 and ab_23 are legal identifiers, but 1ABC and
ABC_ are not. Every VHDL statement must be terminated with a
semicolon. White space is ignored. In VHDL double dash (--) precedes a comment. Words such as and, or, and after are reserved words with
special meanings.
![Page 9: CEC 220 Digital Circuit Design Introduction to VHDL Friday, February 21 CEC 220 Digital Circuit Design Slide 1 of 10](https://reader035.vdocument.in/reader035/viewer/2022062401/5a4d1b437f8b9ab0599a2083/html5/thumbnails/9.jpg)
Introduction to VHDLVHDL Description of Combinational Logic Circuits
Friday, February 21 CEC 220 Digital Circuit Design Slide 9 of 10
• VHDL Operators: Binary Logical Operators: and, or, nand, nor, xor, xnor Relational Operators: =, /=, <, <=, >, >= Shift Operators: sll, srl, sla, sra, rol, ror Arithmetic Operators: +, -, &, *, /, mod, rem
concatenation
![Page 10: CEC 220 Digital Circuit Design Introduction to VHDL Friday, February 21 CEC 220 Digital Circuit Design Slide 1 of 10](https://reader035.vdocument.in/reader035/viewer/2022062401/5a4d1b437f8b9ab0599a2083/html5/thumbnails/10.jpg)
Introduction to VHDLVHDL Description of Combinational Logic Circuits
Friday, February 21 CEC 220 Digital Circuit Design Slide 10 of 10
• Vector Operations
![Page 11: CEC 220 Digital Circuit Design Introduction to VHDL Friday, February 21 CEC 220 Digital Circuit Design Slide 1 of 10](https://reader035.vdocument.in/reader035/viewer/2022062401/5a4d1b437f8b9ab0599a2083/html5/thumbnails/11.jpg)
Introduction to VHDLVHDL Description of Combinational Logic Circuits
Friday, February 21 CEC 220 Digital Circuit Design Slide 11 of 10
• VHDL Models for Multiplexers
sel <= A & B; -- select signalwith sel select F <= I0 when “00”, I1 when “01”, I2 when “10”, I3 when “11”;
F <= I0 when (A = ‘0’) else I1;
Conditional assignment Selective assignment
![Page 12: CEC 220 Digital Circuit Design Introduction to VHDL Friday, February 21 CEC 220 Digital Circuit Design Slide 1 of 10](https://reader035.vdocument.in/reader035/viewer/2022062401/5a4d1b437f8b9ab0599a2083/html5/thumbnails/12.jpg)
Introduction to VHDLVHDL Description of Combinational Logic Circuits
Friday, February 21 CEC 220 Digital Circuit Design Slide 12 of 10
• Examples: Implement the following VHDL conditional statement using
two 2:1 MUXs: o F <= A when D=‘1’ else (B when E = ‘1’ else C);
Given that A <= “01101” and B <= “11100”, what is the value of:o F<= (not B & ‘1’ or A & ‘1’) and ‘1’ & A;
![Page 13: CEC 220 Digital Circuit Design Introduction to VHDL Friday, February 21 CEC 220 Digital Circuit Design Slide 1 of 10](https://reader035.vdocument.in/reader035/viewer/2022062401/5a4d1b437f8b9ab0599a2083/html5/thumbnails/13.jpg)
Introduction to VHDLVHDL Description of Combinational Logic Circuits
Friday, February 21 CEC 220 Digital Circuit Design Slide 13 of 10
• Examples: Draw the circuit represented by the following VHDL
statements: o F<= not A and not B and I0;
G<=not A and B and I1;
Write the VHDL statements for 2-input NAND gates with 4-ns delays to implement a function
![Page 14: CEC 220 Digital Circuit Design Introduction to VHDL Friday, February 21 CEC 220 Digital Circuit Design Slide 1 of 10](https://reader035.vdocument.in/reader035/viewer/2022062401/5a4d1b437f8b9ab0599a2083/html5/thumbnails/14.jpg)
Next Lecture
Friday, February 21 CEC 220 Digital Circuit Design
• More VHDL Entity, architecture, modules, arrays, …
Slide 14 of 10