ch_14_instruction level parallelism and superscalar processors
DESCRIPTION
teori tentang arsitektur komputer untuk matakuliah sistem informasi da teknik informatikaTRANSCRIPT
![Page 1: Ch_14_Instruction Level Parallelism and Superscalar Processors](https://reader030.vdocument.in/reader030/viewer/2022013115/55cf9943550346d0339c7a03/html5/thumbnails/1.jpg)
William Stallings Computer Organization and Architecture6th Edition
Chapter 14Instruction Level Parallelismand Superscalar Processors
![Page 2: Ch_14_Instruction Level Parallelism and Superscalar Processors](https://reader030.vdocument.in/reader030/viewer/2022013115/55cf9943550346d0339c7a03/html5/thumbnails/2.jpg)
What is Superscalar?
• Common instructions (arithmetic, load/store, conditional branch) can be initiated and executed independently
• Equally applicable to RISC & CISC• In practice usually RISC
![Page 3: Ch_14_Instruction Level Parallelism and Superscalar Processors](https://reader030.vdocument.in/reader030/viewer/2022013115/55cf9943550346d0339c7a03/html5/thumbnails/3.jpg)
Why Superscalar?
• Most operations are on scalar quantities (see RISC notes)
• Improve these operations to get an overall improvement
![Page 4: Ch_14_Instruction Level Parallelism and Superscalar Processors](https://reader030.vdocument.in/reader030/viewer/2022013115/55cf9943550346d0339c7a03/html5/thumbnails/4.jpg)
General Superscalar Organization
![Page 5: Ch_14_Instruction Level Parallelism and Superscalar Processors](https://reader030.vdocument.in/reader030/viewer/2022013115/55cf9943550346d0339c7a03/html5/thumbnails/5.jpg)
Superpipelined
• Many pipeline stages need less than half a clock cycle
• Double internal clock speed gets two tasks per external clock cycle
• Superscalar allows parallel fetch execute
![Page 6: Ch_14_Instruction Level Parallelism and Superscalar Processors](https://reader030.vdocument.in/reader030/viewer/2022013115/55cf9943550346d0339c7a03/html5/thumbnails/6.jpg)
Superscalar vSuperpipeline
![Page 7: Ch_14_Instruction Level Parallelism and Superscalar Processors](https://reader030.vdocument.in/reader030/viewer/2022013115/55cf9943550346d0339c7a03/html5/thumbnails/7.jpg)
Limitations
• Instruction level parallelism• Compiler based optimisation• Hardware techniques• Limited by
—True data dependency—Procedural dependency—Resource conflicts—Output dependency—Antidependency
![Page 8: Ch_14_Instruction Level Parallelism and Superscalar Processors](https://reader030.vdocument.in/reader030/viewer/2022013115/55cf9943550346d0339c7a03/html5/thumbnails/8.jpg)
True Data Dependency
• ADD r1, r2 (r1 := r1+r2;)• MOVE r3,r1 (r3 := r1;)• Can fetch and decode second instruction
in parallel with first• Can NOT execute second instruction until
first is finished
![Page 9: Ch_14_Instruction Level Parallelism and Superscalar Processors](https://reader030.vdocument.in/reader030/viewer/2022013115/55cf9943550346d0339c7a03/html5/thumbnails/9.jpg)
Procedural Dependency
• Can not execute instructions after a branch in parallel with instructions before a branch
• Also, if instruction length is not fixed, instructions have to be decoded to find out how many fetches are needed
• This prevents simultaneous fetches
![Page 10: Ch_14_Instruction Level Parallelism and Superscalar Processors](https://reader030.vdocument.in/reader030/viewer/2022013115/55cf9943550346d0339c7a03/html5/thumbnails/10.jpg)
Resource Conflict
• Two or more instructions requiring access to the same resource at the same time—e.g. two arithmetic instructions
• Can duplicate resources—e.g. have two arithmetic units
![Page 11: Ch_14_Instruction Level Parallelism and Superscalar Processors](https://reader030.vdocument.in/reader030/viewer/2022013115/55cf9943550346d0339c7a03/html5/thumbnails/11.jpg)
Effect of Dependencies
![Page 12: Ch_14_Instruction Level Parallelism and Superscalar Processors](https://reader030.vdocument.in/reader030/viewer/2022013115/55cf9943550346d0339c7a03/html5/thumbnails/12.jpg)
Design Issues
• Instruction level parallelism—Instructions in a sequence are independent—Execution can be overlapped—Governed by data and procedural dependency
• Machine Parallelism—Ability to take advantage of instruction level
parallelism—Governed by number of parallel pipelines
![Page 13: Ch_14_Instruction Level Parallelism and Superscalar Processors](https://reader030.vdocument.in/reader030/viewer/2022013115/55cf9943550346d0339c7a03/html5/thumbnails/13.jpg)
Instruction Issue Policy
• Order in which instructions are fetched• Order in which instructions are executed• Order in which instructions change
registers and memory
![Page 14: Ch_14_Instruction Level Parallelism and Superscalar Processors](https://reader030.vdocument.in/reader030/viewer/2022013115/55cf9943550346d0339c7a03/html5/thumbnails/14.jpg)
In-Order Issue In-Order Completion
• Issue instructions in the order they occur• Not very efficient• May fetch >1 instruction• Instructions must stall if necessary
![Page 15: Ch_14_Instruction Level Parallelism and Superscalar Processors](https://reader030.vdocument.in/reader030/viewer/2022013115/55cf9943550346d0339c7a03/html5/thumbnails/15.jpg)
In-Order Issue In-Order Completion (Diagram)
![Page 16: Ch_14_Instruction Level Parallelism and Superscalar Processors](https://reader030.vdocument.in/reader030/viewer/2022013115/55cf9943550346d0339c7a03/html5/thumbnails/16.jpg)
In-Order Issue Out-of-Order Completion
• Output dependency—R3:= R3 + R5; (I1)—R4:= R3 + 1; (I2)—R3:= R5 + 1; (I3)—I2 depends on result of I1 - data dependency—If I3 completes before I1, the result from I1 will
be wrong - output (read-write) dependency
![Page 17: Ch_14_Instruction Level Parallelism and Superscalar Processors](https://reader030.vdocument.in/reader030/viewer/2022013115/55cf9943550346d0339c7a03/html5/thumbnails/17.jpg)
In-Order Issue Out-of-Order Completion (Diagram)
![Page 18: Ch_14_Instruction Level Parallelism and Superscalar Processors](https://reader030.vdocument.in/reader030/viewer/2022013115/55cf9943550346d0339c7a03/html5/thumbnails/18.jpg)
Out-of-Order IssueOut-of-Order Completion
• Decouple decode pipeline from execution pipeline
• Can continue to fetch and decode until this pipeline is full
• When a functional unit becomes available an instruction can be executed
• Since instructions have been decoded, processor can look ahead
![Page 19: Ch_14_Instruction Level Parallelism and Superscalar Processors](https://reader030.vdocument.in/reader030/viewer/2022013115/55cf9943550346d0339c7a03/html5/thumbnails/19.jpg)
Out-of-Order Issue Out-of-Order Completion (Diagram)
![Page 20: Ch_14_Instruction Level Parallelism and Superscalar Processors](https://reader030.vdocument.in/reader030/viewer/2022013115/55cf9943550346d0339c7a03/html5/thumbnails/20.jpg)
Antidependency
• Write-write dependency—R3:=R3 + R5; (I1)—R4:=R3 + 1; (I2)—R3:=R5 + 1; (I3)—R7:=R3 + R4; (I4)—I3 can not complete before I2 starts as I2
needs a value in R3 and I3 changes R3
![Page 21: Ch_14_Instruction Level Parallelism and Superscalar Processors](https://reader030.vdocument.in/reader030/viewer/2022013115/55cf9943550346d0339c7a03/html5/thumbnails/21.jpg)
Register Renaming
• Output and antidependencies occur because register contents may not reflect the correct ordering from the program
• May result in a pipeline stall• Registers allocated dynamically
—i.e. registers are not specifically named
![Page 22: Ch_14_Instruction Level Parallelism and Superscalar Processors](https://reader030.vdocument.in/reader030/viewer/2022013115/55cf9943550346d0339c7a03/html5/thumbnails/22.jpg)
Register Renaming example
• R3b:=R3a + R5a (I1)• R4b:=R3b + 1 (I2)• R3c:=R5a + 1 (I3)• R7b:=R3c + R4b (I4)• Without subscript refers to logical register
in instruction• With subscript is hardware register
allocated• Note R3a R3b R3c
![Page 23: Ch_14_Instruction Level Parallelism and Superscalar Processors](https://reader030.vdocument.in/reader030/viewer/2022013115/55cf9943550346d0339c7a03/html5/thumbnails/23.jpg)
Machine Parallelism
• Duplication of Resources• Out of order issue• Renaming• Not worth duplication functions without
register renaming• Need instruction window large enough
(more than 8)
![Page 24: Ch_14_Instruction Level Parallelism and Superscalar Processors](https://reader030.vdocument.in/reader030/viewer/2022013115/55cf9943550346d0339c7a03/html5/thumbnails/24.jpg)
Branch Prediction
• 80486 fetches both next sequential instruction after branch and branch target instruction
• Gives two cycle delay if branch taken
![Page 25: Ch_14_Instruction Level Parallelism and Superscalar Processors](https://reader030.vdocument.in/reader030/viewer/2022013115/55cf9943550346d0339c7a03/html5/thumbnails/25.jpg)
RISC - Delayed Branch
• Calculate result of branch before unusable instructions pre-fetched
• Always execute single instruction immediately following branch
• Keeps pipeline full while fetching new instruction stream
• Not as good for superscalar—Multiple instructions need to execute in delay
slot—Instruction dependence problems
• Revert to branch prediction
![Page 26: Ch_14_Instruction Level Parallelism and Superscalar Processors](https://reader030.vdocument.in/reader030/viewer/2022013115/55cf9943550346d0339c7a03/html5/thumbnails/26.jpg)
Superscalar Execution
![Page 27: Ch_14_Instruction Level Parallelism and Superscalar Processors](https://reader030.vdocument.in/reader030/viewer/2022013115/55cf9943550346d0339c7a03/html5/thumbnails/27.jpg)
Superscalar Implementation
• Simultaneously fetch multiple instructions• Logic to determine true dependencies
involving register values• Mechanisms to communicate these values• Mechanisms to initiate multiple
instructions in parallel• Resources for parallel execution of
multiple instructions• Mechanisms for committing process state
in correct order
![Page 28: Ch_14_Instruction Level Parallelism and Superscalar Processors](https://reader030.vdocument.in/reader030/viewer/2022013115/55cf9943550346d0339c7a03/html5/thumbnails/28.jpg)
Pentium 4
• 80486 - CISC• Pentium – some superscalar components
—Two separate integer execution units
• Pentium Pro – Full blown superscalar• Subsequent models refine & enhance
superscalar design
![Page 29: Ch_14_Instruction Level Parallelism and Superscalar Processors](https://reader030.vdocument.in/reader030/viewer/2022013115/55cf9943550346d0339c7a03/html5/thumbnails/29.jpg)
Pentium 4 Block Diagram
![Page 30: Ch_14_Instruction Level Parallelism and Superscalar Processors](https://reader030.vdocument.in/reader030/viewer/2022013115/55cf9943550346d0339c7a03/html5/thumbnails/30.jpg)
Pentium 4 Operation
• Fetch instructions form memory in order of static program
• Translate instruction into one or more fixed length RISC instructions (micro-operations)
• Execute micro-ops on superscalar pipeline—micro-ops may be executed out of order
• Commit results of micro-ops to register set in original program flow order
• Outer CISC shell with inner RISC core• Inner RISC core pipeline at least 20 stages
—Some micro-ops require multiple execution stages
– Longer pipeline
—c.f. five stage pipeline on x86 up to Pentium
![Page 31: Ch_14_Instruction Level Parallelism and Superscalar Processors](https://reader030.vdocument.in/reader030/viewer/2022013115/55cf9943550346d0339c7a03/html5/thumbnails/31.jpg)
Pentium 4 Pipeline
![Page 32: Ch_14_Instruction Level Parallelism and Superscalar Processors](https://reader030.vdocument.in/reader030/viewer/2022013115/55cf9943550346d0339c7a03/html5/thumbnails/32.jpg)
Pentium 4 Pipeline Operation (1)
![Page 33: Ch_14_Instruction Level Parallelism and Superscalar Processors](https://reader030.vdocument.in/reader030/viewer/2022013115/55cf9943550346d0339c7a03/html5/thumbnails/33.jpg)
Pentium 4 Pipeline Operation (2)
![Page 34: Ch_14_Instruction Level Parallelism and Superscalar Processors](https://reader030.vdocument.in/reader030/viewer/2022013115/55cf9943550346d0339c7a03/html5/thumbnails/34.jpg)
Pentium 4 Pipeline Operation (3)
![Page 35: Ch_14_Instruction Level Parallelism and Superscalar Processors](https://reader030.vdocument.in/reader030/viewer/2022013115/55cf9943550346d0339c7a03/html5/thumbnails/35.jpg)
Pentium 4 Pipeline Operation (4)
![Page 36: Ch_14_Instruction Level Parallelism and Superscalar Processors](https://reader030.vdocument.in/reader030/viewer/2022013115/55cf9943550346d0339c7a03/html5/thumbnails/36.jpg)
Pentium 4 Pipeline Operation (5)
![Page 37: Ch_14_Instruction Level Parallelism and Superscalar Processors](https://reader030.vdocument.in/reader030/viewer/2022013115/55cf9943550346d0339c7a03/html5/thumbnails/37.jpg)
Pentium 4 Pipeline Operation (6)
![Page 38: Ch_14_Instruction Level Parallelism and Superscalar Processors](https://reader030.vdocument.in/reader030/viewer/2022013115/55cf9943550346d0339c7a03/html5/thumbnails/38.jpg)
PowerPC
• Direct descendent of IBM 801, RT PC and RS/6000
• All are RISC• RS/6000 first superscalar• PowerPC 601 superscalar design similar to
RS/6000• Later versions extend superscalar concept
![Page 39: Ch_14_Instruction Level Parallelism and Superscalar Processors](https://reader030.vdocument.in/reader030/viewer/2022013115/55cf9943550346d0339c7a03/html5/thumbnails/39.jpg)
PowerPC 601 General View
![Page 40: Ch_14_Instruction Level Parallelism and Superscalar Processors](https://reader030.vdocument.in/reader030/viewer/2022013115/55cf9943550346d0339c7a03/html5/thumbnails/40.jpg)
PowerPC 601 Pipeline Structure
![Page 41: Ch_14_Instruction Level Parallelism and Superscalar Processors](https://reader030.vdocument.in/reader030/viewer/2022013115/55cf9943550346d0339c7a03/html5/thumbnails/41.jpg)
PowerPC 601 Pipeline
![Page 42: Ch_14_Instruction Level Parallelism and Superscalar Processors](https://reader030.vdocument.in/reader030/viewer/2022013115/55cf9943550346d0339c7a03/html5/thumbnails/42.jpg)
Required Reading
• Stallings chapter 14• Manufacturers web sites• IMPACT web site
—research on predicated execution