chapter 04 tutorial using statecad. objective this tutorial will give you exposure to using statecad...

43
Chapter 04 Tutorial Using StateCA D

Upload: clarissa-obrien

Post on 05-Jan-2016

222 views

Category:

Documents


0 download

TRANSCRIPT

Page 1: Chapter 04 Tutorial Using StateCAD. Objective This tutorial will give you exposure to using StateCAD and VHDL Using HDL Bencher and Modelsim for simulating

Chapter 04Tutorial Using StateCAD

Page 2: Chapter 04 Tutorial Using StateCAD. Objective This tutorial will give you exposure to using StateCAD and VHDL Using HDL Bencher and Modelsim for simulating

Objective

This tutorial will give you exposure to using StateCAD and VHDL

Using HDL Bencher and Modelsim for simulating the functional design

This tutorial shows you how to create, using StateCAD and VHDL, a simple sequence generator

Page 3: Chapter 04 Tutorial Using StateCAD. Objective This tutorial will give you exposure to using StateCAD and VHDL Using HDL Bencher and Modelsim for simulating

Sequence Generator State Table

Current State

Next State

Output

M A B A B DOUT<1>

DOUT<0>

0 0 0 1 0 1 0

0 0 1 1 1 1 1

0 1 0 0 1 0 1

0 1 1 0 0 0 0

1 0 0 0 1 0 1

1 0 1 0 0 0 0

1 1 0 0 0 0 0

1 1 1 0 0 0 0

Page 4: Chapter 04 Tutorial Using StateCAD. Objective This tutorial will give you exposure to using StateCAD and VHDL Using HDL Bencher and Modelsim for simulating

Sequence Generator State Diagram

Page 5: Chapter 04 Tutorial Using StateCAD. Objective This tutorial will give you exposure to using StateCAD and VHDL Using HDL Bencher and Modelsim for simulating

Create a New Project

Page 6: Chapter 04 Tutorial Using StateCAD. Objective This tutorial will give you exposure to using StateCAD and VHDL Using HDL Bencher and Modelsim for simulating

Enter a Name and Location for the Project

Page 7: Chapter 04 Tutorial Using StateCAD. Objective This tutorial will give you exposure to using StateCAD and VHDL Using HDL Bencher and Modelsim for simulating

Select the Device and Design Flow for the Project

Page 8: Chapter 04 Tutorial Using StateCAD. Objective This tutorial will give you exposure to using StateCAD and VHDL Using HDL Bencher and Modelsim for simulating

Create a New Source

Page 9: Chapter 04 Tutorial Using StateCAD. Objective This tutorial will give you exposure to using StateCAD and VHDL Using HDL Bencher and Modelsim for simulating

Select State Diagram and Enter File Name

Page 10: Chapter 04 Tutorial Using StateCAD. Objective This tutorial will give you exposure to using StateCAD and VHDL Using HDL Bencher and Modelsim for simulating

New Source Information

Page 11: Chapter 04 Tutorial Using StateCAD. Objective This tutorial will give you exposure to using StateCAD and VHDL Using HDL Bencher and Modelsim for simulating

New Source Information

Page 12: Chapter 04 Tutorial Using StateCAD. Objective This tutorial will give you exposure to using StateCAD and VHDL Using HDL Bencher and Modelsim for simulating

Next Step

Page 13: Chapter 04 Tutorial Using StateCAD. Objective This tutorial will give you exposure to using StateCAD and VHDL Using HDL Bencher and Modelsim for simulating

Finish

Page 14: Chapter 04 Tutorial Using StateCAD. Objective This tutorial will give you exposure to using StateCAD and VHDL Using HDL Bencher and Modelsim for simulating

Create a Blank StateCAD

Page 15: Chapter 04 Tutorial Using StateCAD. Objective This tutorial will give you exposure to using StateCAD and VHDL Using HDL Bencher and Modelsim for simulating

State Machine Wizard: Draw State Machines

Page 16: Chapter 04 Tutorial Using StateCAD. Objective This tutorial will give you exposure to using StateCAD and VHDL Using HDL Bencher and Modelsim for simulating

Select the Appearance of the State Machine

Page 17: Chapter 04 Tutorial Using StateCAD. Objective This tutorial will give you exposure to using StateCAD and VHDL Using HDL Bencher and Modelsim for simulating

Reset the State Machine

Page 18: Chapter 04 Tutorial Using StateCAD. Objective This tutorial will give you exposure to using StateCAD and VHDL Using HDL Bencher and Modelsim for simulating

Setup Transitions

Page 19: Chapter 04 Tutorial Using StateCAD. Objective This tutorial will give you exposure to using StateCAD and VHDL Using HDL Bencher and Modelsim for simulating

Placed Template State Diagram

Page 20: Chapter 04 Tutorial Using StateCAD. Objective This tutorial will give you exposure to using StateCAD and VHDL Using HDL Bencher and Modelsim for simulating

Edit Conditions in the transition arrow State0State1

Left-Click

Page 21: Chapter 04 Tutorial Using StateCAD. Objective This tutorial will give you exposure to using StateCAD and VHDL Using HDL Bencher and Modelsim for simulating

Output Wizard

Page 22: Chapter 04 Tutorial Using StateCAD. Objective This tutorial will give you exposure to using StateCAD and VHDL Using HDL Bencher and Modelsim for simulating

Enter Constraint Value

Page 23: Chapter 04 Tutorial Using StateCAD. Objective This tutorial will give you exposure to using StateCAD and VHDL Using HDL Bencher and Modelsim for simulating

Completed Transition

Page 24: Chapter 04 Tutorial Using StateCAD. Objective This tutorial will give you exposure to using StateCAD and VHDL Using HDL Bencher and Modelsim for simulating

Modified State Diagram

Page 25: Chapter 04 Tutorial Using StateCAD. Objective This tutorial will give you exposure to using StateCAD and VHDL Using HDL Bencher and Modelsim for simulating

Insert a New Transition

Page 26: Chapter 04 Tutorial Using StateCAD. Objective This tutorial will give you exposure to using StateCAD and VHDL Using HDL Bencher and Modelsim for simulating

Enter Constraint Value

Page 27: Chapter 04 Tutorial Using StateCAD. Objective This tutorial will give you exposure to using StateCAD and VHDL Using HDL Bencher and Modelsim for simulating
Page 28: Chapter 04 Tutorial Using StateCAD. Objective This tutorial will give you exposure to using StateCAD and VHDL Using HDL Bencher and Modelsim for simulating

State2State1

Page 29: Chapter 04 Tutorial Using StateCAD. Objective This tutorial will give you exposure to using StateCAD and VHDL Using HDL Bencher and Modelsim for simulating

Final State Diagram

Page 30: Chapter 04 Tutorial Using StateCAD. Objective This tutorial will give you exposure to using StateCAD and VHDL Using HDL Bencher and Modelsim for simulating

Generate HDL

Page 31: Chapter 04 Tutorial Using StateCAD. Objective This tutorial will give you exposure to using StateCAD and VHDL Using HDL Bencher and Modelsim for simulating

Optimize Outputs for Speed

Page 32: Chapter 04 Tutorial Using StateCAD. Objective This tutorial will give you exposure to using StateCAD and VHDL Using HDL Bencher and Modelsim for simulating

Result Windows

Page 33: Chapter 04 Tutorial Using StateCAD. Objective This tutorial will give you exposure to using StateCAD and VHDL Using HDL Bencher and Modelsim for simulating

StateCAD HDL

Page 34: Chapter 04 Tutorial Using StateCAD. Objective This tutorial will give you exposure to using StateCAD and VHDL Using HDL Bencher and Modelsim for simulating

Create Test Bench (State Bench)

Page 35: Chapter 04 Tutorial Using StateCAD. Objective This tutorial will give you exposure to using StateCAD and VHDL Using HDL Bencher and Modelsim for simulating

State Bench

Page 36: Chapter 04 Tutorial Using StateCAD. Objective This tutorial will give you exposure to using StateCAD and VHDL Using HDL Bencher and Modelsim for simulating

Reset

Page 37: Chapter 04 Tutorial Using StateCAD. Objective This tutorial will give you exposure to using StateCAD and VHDL Using HDL Bencher and Modelsim for simulating

Input CLK

Page 38: Chapter 04 Tutorial Using StateCAD. Objective This tutorial will give you exposure to using StateCAD and VHDL Using HDL Bencher and Modelsim for simulating

Review Sequence Generator State Table

Current State

Next State

Output

M A B A B DOUT<1>

DOUT<0>

0 0 0 1 0 1 0

0 0 1 1 1 1 1

0 1 0 0 1 0 1

0 1 1 0 0 0 0

1 0 0 0 1 0 1

1 0 1 0 0 0 0

1 1 0 0 0 0 0

1 1 1 0 0 0 0

Page 39: Chapter 04 Tutorial Using StateCAD. Objective This tutorial will give you exposure to using StateCAD and VHDL Using HDL Bencher and Modelsim for simulating

Summary Sequence Generator State Table

M=0, then State 02130…… M=1, then State 01 0…… , State 20, and State 30.

Page 40: Chapter 04 Tutorial Using StateCAD. Objective This tutorial will give you exposure to using StateCAD and VHDL Using HDL Bencher and Modelsim for simulating

Check M=0 Then DOUT 0,2,1,3(State 0,2,1,3)

Page 41: Chapter 04 Tutorial Using StateCAD. Objective This tutorial will give you exposure to using StateCAD and VHDL Using HDL Bencher and Modelsim for simulating

Check M=1 Then DOUT 0, 1(State 0,1)

Page 42: Chapter 04 Tutorial Using StateCAD. Objective This tutorial will give you exposure to using StateCAD and VHDL Using HDL Bencher and Modelsim for simulating

Check M=1 Then State2 State0 and State3State0

Page 43: Chapter 04 Tutorial Using StateCAD. Objective This tutorial will give you exposure to using StateCAD and VHDL Using HDL Bencher and Modelsim for simulating

Questions and Answers