chapter1
DESCRIPTION
MCA - IIIOS Unit - 1CH -1TRANSCRIPT
![Page 1: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/1.jpg)
1
Computer System Overview
Chapter 1
![Page 2: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/2.jpg)
2
Operating System
• Exploits the hardware resources of one or more processors
• Provides a set of services to system users
• Manages secondary memory and I/O devices
![Page 3: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/3.jpg)
3
Computer Components
• CPU - It is basically the brain of your computer. The CPU is a used to process everything from basic to complex functions in a computer.
![Page 4: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/4.jpg)
4
Computer Components
• RAM - RAM is memory that attaches to the motherboard. RAM is hardware used to temporarily store and access data..
![Page 5: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/5.jpg)
5
Computer Components
• Motherboard - A Motherboard is the most important component in a computer system. All of the other hardware in a computer system connect to the motherboard.
![Page 6: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/6.jpg)
6
Computer Components
• Power Supply - A Power Supply is the sends power to all of the other hardware so they can operate.
![Page 7: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/7.jpg)
7
Computer Components
• Hard Drive - A Hard Drive is used for permanently storing files and programs.
![Page 8: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/8.jpg)
8
Computer Components
• Disk Drives - Disk Drives can be a floppy drive, CD drive, DVD drive or other possible file storage devices that are used in a computer.
![Page 9: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/9.jpg)
9
Computer Components
![Page 10: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/10.jpg)
10
Basic Elements
• Processor• Main Memory
– volatile– referred to as real memory or primary memory
• I/O modules– secondary memory devices– communications equipment– terminals
• System bus– communication among processors, memory, and
I/O modules
![Page 11: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/11.jpg)
11
Processor
• Two internal registers
(When the processor executes instructions, data is temporarily stored in small, local
memory locations of 8, 16, 32 or 64 bits called registers.)– Memory address register (MAR)
• Specifies the address for the next read or write
– Memory buffer register (MBR)• Contains data written into memory or receives data
read from memory
– I/O address register– I/O buffer register
![Page 12: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/12.jpg)
12
Top-Level Components
PC MAR
IR MBR
I/O AR
I/O BR
CPU Main Memory
SystemBus
I/O Module
•••
•••
•••
Buffers
Instruction
012
n - 2n - 1
Data
Data
Data
Data
Instruction
Instruction
Figure 1.1 Computer Components: Top-Level View
PC = Program counterIR = Instruction registerMAR = Memory address registerMBR = Memory buffer registerI/O AR = Input/output address registerI/O BR = Input/output buffer register
Executionunit
![Page 13: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/13.jpg)
13
Processor Registers
• User-visible registers– Enable programmer to minimize main-
memory references by optimizing register use
• Control and status registers– Used by processor to control operating of
the processor– Used by privileged operating-system
routines to control the execution of programs
![Page 14: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/14.jpg)
14
User-Visible Registers
• May be referenced by machine language• Available to all programs - application
programs and system programs• Types of registers
– Data – Address
• Index• Segment pointer• Stack pointer
![Page 15: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/15.jpg)
15
User-Visible Registers
• Address Registers– Index
• Involves adding an index to a base value to get an address
– Segment pointer• When memory is divided into segments,
memory is referenced by a segment and an offset
– Stack pointer• Points to top of stack
![Page 16: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/16.jpg)
16
Control and Status Registers
• Program Counter (PC)– Contains the address of an instruction to be fetched
• Instruction Register (IR)– Contains the instruction most recently fetched
• Program Status Word (PSW)– Condition codes
– Interrupt enable/disable
– Supervisor/user mode
![Page 17: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/17.jpg)
17
Control and Status Registers
• Condition Codes or Flags– Bits set by the processor hardware as a
result of operations– Examples
• Positive result
• Negative result
• Zero
• Overflow
![Page 18: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/18.jpg)
18
Instruction Execution
• Two steps– Processor reads instructions from memory
• Fetches
– Processor executes each instruction
![Page 19: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/19.jpg)
19
Instruction Cycle
![Page 20: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/20.jpg)
20
Instruction Fetch and Execute
• The processor fetches the instruction from memory
• Program counter (PC) holds address of the instruction to be fetched next
• Program counter is incremented after each fetch
![Page 21: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/21.jpg)
21
Instruction Register
• Fetched instruction is placed in the instruction register
• Categories– Processor-memory
• Transfer data between processor and memory
– Processor-I/O• Data transferred to or from a peripheral device
– Data processing• Arithmetic or logic operation on data
– Control• Alter sequence of execution
![Page 22: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/22.jpg)
22
Characteristics of a Hypothetical Machine
![Page 23: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/23.jpg)
23
Example of Program Execution
![Page 24: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/24.jpg)
24
Direct Memory Access (DMA)
• I/O exchanges occur directly with memory
• Processor grants I/O module authority to read from or write to memory
• Relieves the processor responsibility for the exchange
![Page 25: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/25.jpg)
25
Interrupts
• Interrupt the normal sequencing of the processor
• Most I/O devices are slower than the processor– Processor must pause to wait for device
![Page 26: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/26.jpg)
26
Classes of Interrupts
![Page 27: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/27.jpg)
27
Program Flow of Control Without Interrupts
![Page 28: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/28.jpg)
28
Program Flow of Control With Interrupts, Short I/O Wait
UserProgram
WRITE
WRITE
WRITE
I/OProgram
I/OCommand
InterruptHandler
END
1
2a
2b
3a
3b
4
5
(b) Interrupts; short I/O wait
![Page 29: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/29.jpg)
29
Program Flow of Control With Interrupts; Long I/O Wait
![Page 30: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/30.jpg)
30
Interrupt Handler
• Program to service a particular I/O device
• Generally part of the operating system
![Page 31: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/31.jpg)
31
Interrupts
• Suspends the normal sequence of execution
![Page 32: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/32.jpg)
32
Interrupt Cycle
![Page 33: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/33.jpg)
33
Interrupt Cycle
• Processor checks for interrupts
• If no interrupts fetch the next instruction for the current program
• If an interrupt is pending, suspend execution of the current program, and execute the interrupt-handler routine
![Page 34: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/34.jpg)
34
Timing Diagram Based on Short I/O Wait
![Page 35: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/35.jpg)
35
Timing Diagram Based on Short I/O Wait
![Page 36: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/36.jpg)
36
Simple Interrupt Processing
![Page 37: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/37.jpg)
37
Changes in Memory and Registers for an Interrupt
![Page 38: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/38.jpg)
38
Changes in Memory and Registers for an Interrupt
![Page 39: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/39.jpg)
39
Multiple Interrupts
• Disable interrupts while an interrupt is being processed
![Page 40: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/40.jpg)
40
Multiple Interrupts
• Define priorities for interrupts
![Page 41: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/41.jpg)
41
Multiple Interrupts
![Page 42: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/42.jpg)
42
Multiprogramming
• Processor has more than one program to execute
• The sequence the programs are executed depend on their relative priority and whether they are waiting for I/O
• After an interrupt handler completes, control may not return to the program that was executing at the time of the interrupt
![Page 43: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/43.jpg)
43
Memory Hierarchy
• Faster access time, greater cost per bit
• Greater capacity, smaller cost per bit
• Greater capacity, slower access speed
![Page 44: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/44.jpg)
44
Memory Hierarchy
![Page 45: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/45.jpg)
45
Going Down the Hierarchy
• Decreasing cost per bit
• Increasing capacity
• Increasing access time
• Decreasing frequency of access of the memory by the processor– Locality of reference
![Page 46: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/46.jpg)
46
Secondary Memory
• Nonvolatile
• Auxiliary memory
• Used to store program and data files
![Page 47: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/47.jpg)
47
Disk Cache
• A portion of main memory used as a buffer to temporarily to hold data for the disk
• Disk writes are clustered
• Some data written out may be referenced again. The data are retrieved rapidly from the software cache instead of slowly from disk
![Page 48: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/48.jpg)
48
Cache Memory
• Invisible to operating system
• Increase the speed of memory
• Processor speed is faster than memory speed
• Exploit the principle of locality
![Page 49: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/49.jpg)
49
Cache Memory
![Page 50: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/50.jpg)
50
Cache Memory
• Contains a copy of a portion of main memory
• Processor first checks cache
• If not found in cache, the block of memory containing the needed information is moved to the cache and delivered to the processor
![Page 51: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/51.jpg)
Cache/Main Memory SystemMemoryaddress
012
012
C - 1
3
2n - 1WordLength
Block Length(K Words)
Block(K words)
Block
LineNumberTag Block
(b) Main memory
(a) Cache
Figure 1.17 Cache/Main-Memory Structure
![Page 52: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/52.jpg)
52
Cache Read Operation
![Page 53: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/53.jpg)
53
Cache Design
• Cache size– Small caches have a significant impact on
performance
• Block size– The unit of data exchanged between cache and
main memory– Larger block size more hits until probability of
using newly fetched data becomes less than the probability of reusing data that have to be moved out of cache
![Page 54: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/54.jpg)
54
Cache Design
• Mapping function– Determines which cache location the block
will occupy
• Replacement algorithm– Determines which block to replace– Least-Recently-Used (LRU) algorithm
![Page 55: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/55.jpg)
55
Cache Design
• Write policy– When the memory write operation takes
place– Can occur every time block is updated– Can occur only when block is replaced
• Minimizes memory write operations
• Leaves main memory in an obsolete state
![Page 56: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/56.jpg)
56
Programmed I/O
• I/O module performs the action, not the processor
• Sets appropriate bits in the I/O status register
• No interrupts occur• Processor checks status until
operation is complete
![Page 57: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/57.jpg)
57
Interrupt-Driven I/O
• Processor is interrupted when I/O module ready to exchange data
• Processor saves context of program executing and begins executing interrupt-handler
• No needless waiting
• Consumes a lot of processor time because every word read or written passes through the processor
![Page 58: Chapter1](https://reader035.vdocument.in/reader035/viewer/2022070301/546720c9af795999788b598d/html5/thumbnails/58.jpg)
58
Direct Memory Access
• Transfers a block of data directly to or from memory
• An interrupt is sent when the transfer is complete
• Processor continues with other work