chia-yen hsieh laboratory for reliable computing microarchitecture-level power management iyer, a....

21
Chia-Yen Hsieh Chia-Yen Hsieh Laboratory fo r Reliable Co mputing Microarchitecture-Leve Microarchitecture-Leve l Power Management l Power Management Iyer, A. Marculescu, D., Memb er, IEEE IEEE Transaction on VLSI System, June 2002

Post on 20-Dec-2015

215 views

Category:

Documents


0 download

TRANSCRIPT

Page 1: Chia-Yen Hsieh Laboratory for Reliable Computing Microarchitecture-Level Power Management Iyer, A. Marculescu, D., Member, IEEE IEEE Transaction on VLSI

Chia-Yen HsiehChia-Yen Hsieh

Laboratory for Reliable Computing

Microarchitecture-Level PoMicroarchitecture-Level Power Managementwer Management

Iyer, A. Marculescu, D., Member, IEEE IEEE Transaction on VLSI System, June

2002

Page 2: Chia-Yen Hsieh Laboratory for Reliable Computing Microarchitecture-Level Power Management Iyer, A. Marculescu, D., Member, IEEE IEEE Transaction on VLSI

Laboratory for Reliable Computing Chia-Yen Hsieh2

OutlineOutline

Introduction

Hotspot detection

Energy optimal configuration

Implement

Result

Conclusion

Page 3: Chia-Yen Hsieh Laboratory for Reliable Computing Microarchitecture-Level Power Management Iyer, A. Marculescu, D., Member, IEEE IEEE Transaction on VLSI

Laboratory for Reliable Computing Chia-Yen Hsieh3

Low Power Issue Low Power Issue

Market for mobile and embedded systems is expanding at a rapid rate, battery life is important

System-level power management Memory and cache power optimization Low-power sleep mode Dynamic supply voltage variation

Microarchitecture-level Trade-off between energy and performance Execution application program for low power usi

ng profiling

Page 4: Chia-Yen Hsieh Laboratory for Reliable Computing Microarchitecture-Level Power Management Iyer, A. Marculescu, D., Member, IEEE IEEE Transaction on VLSI

Laboratory for Reliable Computing Chia-Yen Hsieh4

Execution ProfileExecution Profile

Wide variation in resource usage from one section of an application’s code to another Execution profile of epic benchmark

Page 5: Chia-Yen Hsieh Laboratory for Reliable Computing Microarchitecture-Level Power Management Iyer, A. Marculescu, D., Member, IEEE IEEE Transaction on VLSI

Laboratory for Reliable Computing Chia-Yen Hsieh5

Energy Variation Energy Variation

The quantity and organization of the processor’s resources will affect the overall execution profile and the energy consumption Energy variation of lisp benchmark

Page 6: Chia-Yen Hsieh Laboratory for Reliable Computing Microarchitecture-Level Power Management Iyer, A. Marculescu, D., Member, IEEE IEEE Transaction on VLSI

Laboratory for Reliable Computing Chia-Yen Hsieh6

Motivation Motivation

Low-end configuration consume higher power Higher CPI

High-end configuration consume higher power Resource usage Power of unused module

Identify the right configuration for each code region in terms of various processor resources

Page 7: Chia-Yen Hsieh Laboratory for Reliable Computing Microarchitecture-Level Power Management Iyer, A. Marculescu, D., Member, IEEE IEEE Transaction on VLSI

Laboratory for Reliable Computing Chia-Yen Hsieh7

Basic Block and HotspotBasic Block and Hotspot

Basic block branch

Hotspots collection of basic blocks frequently execution

Page 8: Chia-Yen Hsieh Laboratory for Reliable Computing Microarchitecture-Level Power Management Iyer, A. Marculescu, D., Member, IEEE IEEE Transaction on VLSI

Laboratory for Reliable Computing Chia-Yen Hsieh8

Hotspot Detection HardwareHotspot Detection Hardware

Page 9: Chia-Yen Hsieh Laboratory for Reliable Computing Microarchitecture-Level Power Management Iyer, A. Marculescu, D., Member, IEEE IEEE Transaction on VLSI

Laboratory for Reliable Computing Chia-Yen Hsieh9

Execution Time Spent in HotspotsExecution Time Spent in Hotspots

Optimal configuration for that hotspots

Page 10: Chia-Yen Hsieh Laboratory for Reliable Computing Microarchitecture-Level Power Management Iyer, A. Marculescu, D., Member, IEEE IEEE Transaction on VLSI

Laboratory for Reliable Computing Chia-Yen Hsieh10

Energy-Optimal ConfigurationEnergy-Optimal Configuration

Configuration : combination of several processor parameters under control

Optimum configuration : least energy dissipation per committed instruction

Determine approximate energy dissipation

Page 11: Chia-Yen Hsieh Laboratory for Reliable Computing Microarchitecture-Level Power Management Iyer, A. Marculescu, D., Member, IEEE IEEE Transaction on VLSI

Laboratory for Reliable Computing Chia-Yen Hsieh11

Energy-Optimal ConfigurationEnergy-Optimal Configuration

Run 14 benchmarks Energy consumption > 70%

Relative pre-access energy consumption on hottest parts of the simplescalar processor model

Page 12: Chia-Yen Hsieh Laboratory for Reliable Computing Microarchitecture-Level Power Management Iyer, A. Marculescu, D., Member, IEEE IEEE Transaction on VLSI

Laboratory for Reliable Computing Chia-Yen Hsieh12

Power-Profiling HardwarePower-Profiling Hardware

Page 13: Chia-Yen Hsieh Laboratory for Reliable Computing Microarchitecture-Level Power Management Iyer, A. Marculescu, D., Member, IEEE IEEE Transaction on VLSI

Laboratory for Reliable Computing Chia-Yen Hsieh13

Optimal the ConfigurationOptimal the Configuration

Hotspots is detected

Estimate power dissipation for all possible configurations

Optimal configuration of the processor for current hotspot is determined

Processor is switched to optimal configuration for the whole duration of the hotspots

Page 14: Chia-Yen Hsieh Laboratory for Reliable Computing Microarchitecture-Level Power Management Iyer, A. Marculescu, D., Member, IEEE IEEE Transaction on VLSI

Laboratory for Reliable Computing Chia-Yen Hsieh14

ExperimentsExperiments

Baseline configuration used

Page 15: Chia-Yen Hsieh Laboratory for Reliable Computing Microarchitecture-Level Power Management Iyer, A. Marculescu, D., Member, IEEE IEEE Transaction on VLSI

Laboratory for Reliable Computing Chia-Yen Hsieh15

Processor Model with Profiling Processor Model with Profiling HardwareHardware

Page 16: Chia-Yen Hsieh Laboratory for Reliable Computing Microarchitecture-Level Power Management Iyer, A. Marculescu, D., Member, IEEE IEEE Transaction on VLSI

Laboratory for Reliable Computing Chia-Yen Hsieh16

Power Variation Power Variation

Page 17: Chia-Yen Hsieh Laboratory for Reliable Computing Microarchitecture-Level Power Management Iyer, A. Marculescu, D., Member, IEEE IEEE Transaction on VLSI

Laboratory for Reliable Computing Chia-Yen Hsieh17

Energy VariationEnergy Variation

Page 18: Chia-Yen Hsieh Laboratory for Reliable Computing Microarchitecture-Level Power Management Iyer, A. Marculescu, D., Member, IEEE IEEE Transaction on VLSI

Laboratory for Reliable Computing Chia-Yen Hsieh18

Instruction Window Energy VariationInstruction Window Energy Variation

Page 19: Chia-Yen Hsieh Laboratory for Reliable Computing Microarchitecture-Level Power Management Iyer, A. Marculescu, D., Member, IEEE IEEE Transaction on VLSI

Laboratory for Reliable Computing Chia-Yen Hsieh19

Performance Variation Performance Variation

Page 20: Chia-Yen Hsieh Laboratory for Reliable Computing Microarchitecture-Level Power Management Iyer, A. Marculescu, D., Member, IEEE IEEE Transaction on VLSI

Laboratory for Reliable Computing Chia-Yen Hsieh20

Result Result

Saving obtained using run-time resource scaling

Page 21: Chia-Yen Hsieh Laboratory for Reliable Computing Microarchitecture-Level Power Management Iyer, A. Marculescu, D., Member, IEEE IEEE Transaction on VLSI

Laboratory for Reliable Computing Chia-Yen Hsieh21

Conclusion Conclusion

Major execution time of most applications is spent inside hotspots Detect hotspots Optimize the processor’s energy consumption

inside hotspots Increase in energy-efficient of the machine

Saving more power and energy with less performance penalty