Upload File

clock

17
1 6/03813 – EM/LZU 108 6171 R1B CDMA2000 MSC/AXE 810 Maintenanc CLOCKS AND SYNCHRONIZATION

Upload: junaid-jan-mohammad

Post on 18-Feb-2016

1 views

Category:

Documents


0 download

Report

DESCRIPTION

j

TRANSCRIPT

Page 1: Clock

16/03813 – EM/LZU 108 6171 R1B CDMA2000 MSC/AXE 810 Maintenance

CLOCKS AND SYNCHRONIZATION

Page 2: Clock

26/03813 – EM/LZU 108 6171 R1B CDMA2000 MSC/AXE 810 Maintenance

Objectives

• After this chapter you will be able to:– Describe what is implemented in the clock function.– Describe the clock hardware and cabling,– Configure the clocks.– Describe how network synchronization is delt with in AXE.– Configure network synchronization.

Page 3: Clock

36/03813 – EM/LZU 108 6171 R1B CDMA2000 MSC/AXE 810 Maintenance

The new Clock Module – CL890

GroupSwitch

AB

CLM(CGB, ClockGeneration

Board)

CLM(CGB, ClockGeneration

Board)

Page 4: Clock

46/03813 – EM/LZU 108 6171 R1B CDMA2000 MSC/AXE 810 Maintenance

Clock Architecture in CL890

Switch corePlane A

and Plane B

8 kHzCLM(CGB-0)

CLM(CGB-1)

RCM(LRB)

ICF(IRB)

Stand aloneclock

(CBC orGSC)

MV

MV

2 Mbit/sGPS

ETC,ET155, RCM orStandaloneclocks

Page 5: Clock

56/03813 – EM/LZU 108 6171 R1B CDMA2000 MSC/AXE 810 Maintenance

GS Size Limited to 16k

XDBXDB

IRBCGB-0

CGB-1IRB

SCB-RP

SCB-RP

8 device slots 8 device slots

Page 6: Clock

66/03813 – EM/LZU 108 6171 R1B CDMA2000 MSC/AXE 810 Maintenance

GS Size Limited to 128k

XDBXDB

IRBCGB-0

CDB

SCB-RP

SCB-RP

8 device slots 9 device slots

CDB

XDBXDB

IRBCGB-1

CDB

SCB-RP

SCB-RP

8 device slots 9 device slots

CDB

Page 7: Clock

76/03813 – EM/LZU 108 6171 R1B CDMA2000 MSC/AXE 810 Maintenance

GS Size up to 512k

SCB-RP

CDM-0

CDB CDBCDB

CDB

SCB-RP

IRBCGB-0

LRB

SCB-RP

CDM-1

CDB CDBCDB

CDB

SCB-RP

IRBCGB-1

LRB

Page 8: Clock

86/03813 – EM/LZU 108 6171 R1B CDMA2000 MSC/AXE 810 Maintenance

Cabling from XDB Board

XDB

3 Vertical Connections

7 Horizontal Connections

2 Connections from clocks

1234567123

Page 9: Clock

96/03813 – EM/LZU 108 6171 R1B CDMA2000 MSC/AXE 810 Maintenance

Clock cabling between CDB and CGB

XDB

CG

B-0GEM-0

CD

B

XDB

CD

B

XDB

CG

B-1

XDB

XDB

XDBGEM-2

GEM-1

CD

BC

DB

Page 10: Clock

106/03813 – EM/LZU 108 6171 R1B CDMA2000 MSC/AXE 810 Maintenance

Printout of group switch state

<gdstp:unit=clm-0&-1;DISTRIBUTED GROUP SWITCH STATE

UNIT STATE BLSTATE VAR STATUS

CLM-0 WO 11 MASTERCLM-1 WO 11 SLAVE

END

Page 11: Clock

116/03813 – EM/LZU 108 6171 R1B CDMA2000 MSC/AXE 810 Maintenance

Printout of CLM control values

gdcvp;DISTRIBUTED GROUP SWITCH CLM CONTROL VALUE

CLM OSCILLATOR CONTRVALUE AVERAGEVALUE FAULTCASE

CLM-0 0 2048 2049 1 2053 2050CLM-1 0 2048 2049 1 2053 2050

END

Page 12: Clock

126/03813 – EM/LZU 108 6171 R1B CDMA2000 MSC/AXE 810 Maintenance

The synchronization problem

Internal clock Internal clock

Out of synch

Traffic

Buffer

SWITCH 2SWITCH 1

Page 13: Clock

136/03813 – EM/LZU 108 6171 R1B CDMA2000 MSC/AXE 810 Maintenance

3 methods of synchronization

Master

Plesiochronous

Slave

Slave/2nd levelMaster

SlaveSlave

Master-slave

Mutual

Page 14: Clock

146/03813 – EM/LZU 108 6171 R1B CDMA2000 MSC/AXE 810 Maintenance

Frequency Deviation and Wander

f

Time

NSDAC:RCM=RCM-0,FDL=20,WDL=10,ACL=A1;

8 kHz

Wander

Frequencydeviation

Page 15: Clock

156/03813 – EM/LZU 108 6171 R1B CDMA2000 MSC/AXE 810 Maintenance

Printout of Clock Reference Supervision Data<NSDAP;CLOCK-REFERENCE SUPERVISION DATA

SYNCHMODE STATESINGLE OPERATING

STATIC DATA

REF CLREFINL REFGRP PRI FDL WDL ACLRCM-0 9 1 100 10 A2

DYNAMIC DATA

REF FD WD FREQMEMRCM-0 0 0 0END

Page 16: Clock

166/03813 – EM/LZU 108 6171 R1B CDMA2000 MSC/AXE 810 Maintenance

Printout of the States of the Clock References

<NSSTP;CLOCK-REFERENCE STATE

RCM/CCM/DIP/EXT STATE BLSCCM-0 EXRCM-0 SBRCM-1 SB

END

Page 17: Clock

176/03813 – EM/LZU 108 6171 R1B CDMA2000 MSC/AXE 810 Maintenance

OPIs to handle Clocks and Synchronization

• Network Synchronization, Initiate• Network Synchronization, End• Network Synchronization, Clock Reference, Connect• Network Synchronization, Clock Reference, Disconnect• Network Synchronization, Clock Reference, Repair


 · human-operated power machinery are tools that are also machines. ... Clock Atomic clock, Chronometer, Pendulum clock, Quartz clock Compressors and Pumps Archimedes' screw, Eductor-jet

Clock Skew in Large Multi-GHz Clock Trees · 2019-10-15 · Clock Skew in Large Multi-GHz Clock Trees By Chris Pearson Introduction It is not uncommon for large clock trees to route

Word Clock Arduino Compatible Clock Controller PCB ...dougswordclock.com/wordclocks/wp-content/uploads/2012/09/Arduino... · Word Clock Arduino Compatible Clock Controller PCB

11 - 1DT085 L10 pipeline2 - Uppsala University · 2011-11-23 · Compiler can insert nops Clock Cycle 1 Clock Cycle 2 Clock Cycle 3 Clock Cycle 4 Clock Cycle 5 Clock Cycle 6 Clock

SET THE CLOCK MANUALLY NOTE ZONE PROJI Projection Clock

Chapter 7 Synchronization. Topics Physical clock synchronization Logical clock synchronization Causality relation Lamport’s logical clock Vector logical

CDCS504-Q1 Clock Buffer and Clock Multiplier datasheetCDCS504-Q1 Clock Buffer and Clock Multiplier datasheet ... (1)

A Stable System Clock Generator Using Reference Clock Sampling

STM32F10xxx internal RC oscillator (HSI) · PDF fileAN2868 STM32F10xxx’s internal clock: HSI clock 5/22 1 STM32F10xxx’s internal clock: HSI clock The HSI clock signal is generated

Clock Management. Clock Management Agenda Visible Game Clock Non Visible Clock Football Stadium Play Clocks Discussion

Managing Clock Synchronization in Oracle® Solaris 11 · This chapter provides an overview about clock synchronization in Oracle Solaris. Overview of Clock Synchronization Clock synchronization

Clock domains & divider Clock & reset distribution

FLOOR CLOCK - Cloudinary...locations: outside the shipping carton, back of door, back of the clock, top of the clock, inside the top back corner of the clock, or inside the clock above

TUTORIAL: CLOCK AND CLOCK SYSTEMS PERFORMANCE MEASURES · 2016-06-07 · TUTORIAL: CLOCK AND CLOCK SYSTEMS PERFORMANCE MEASURES David W. Allan Allan's TIME Introduction This tutorial

Design of Clock Distribution in High Performance …...Pentium Microprocessor Clock Distribution Single 50% Duty-cycle Clock 66-133MHz Internal Frequency Internal clock freq. vs. External

Distributed Algorithms Clock Synchronization Clock

EE 459/500 HDL Based Digital Design with Programmable ... · PDF file5 Clock Nonidealities Clock Skew • Spatial variations in equivalent clock edges • Mostly deterministic Clock

STM32F10xxx internal RC oscillator (HSI) calibration · AN2868 STM32F10xxx’s internal clock: HSI clock 5/22 1 STM32F10xxx’s internal clock: HSI clock The HSI clock signal is generated

Determination of First Clock in & Last Clock

Clock, Display & Sounds 14-2 Phone Book & Calls 14 …...14-2 14 Customization Clock, Display & Sounds Clock d Settings Clock d Start Here d Hide Clock dClock Display d Display d ON

Digital VLSI Design Lecture 1: Introduction · Clock Spine Clock Grid Clock Tree Clock Spines •Clock grids are too power (and routing) hungry. •A different approach is to use

Lecture 9: Clocking, Clock Skew, Clock Jitter, Clock Distribution …users.ece.utexas.edu/~mcdermot/vlsi1/main/lectures/... · 2018-09-27 · VLSI-1 Class Notes Clock Distribution

CLOCK-Pro: An Effective Improvement of the CLOCK Replacement

THE "J-CLOCK"!... (A New theory on "Cosmo clock")

Clock System - Milwaukee School of EngineeringMay 21, 2019  · Clock System •MSP432 Clock System •Clock Module Outputs •SMCLK - Low-speed subsystem master clock •Uses the

A positive feedback loop links circadian clock factor CLOCK

TQ600 User Manual - cdnimg.webstaurantstore.com User Manual Magnetic Stripe/ BarcodeTime Clock Proximity Time Clock Fingerprint Time Clock

SC200C Scope Clock Board Kit Assembly and User Manual · SC200C Clock User Manual 4/10/08 4 Introduction The Clock The SC200 scope clock is an electronic clock that displays the time

The Clock is Ticking: A Multi-Maturity Clock Auction ...zhuh/HaoxiangZhu_LIBOR_SEC.pdf · The Clock is Ticking: A Multi-Maturity Clock Auction Design for LIBOR Transition Haoxiang

Clock and Synchronization - TUT 12-13 - Clock... · Clock and Synchronization TIE-50206 Logic Synthesis ... • Clock distribution network and skew, Multiple-clock systems • Metastability

IDT Clock Generation Overview · 2018-05-24 · Clock Generation ® IDT | INTEGRATED DEVICE TECHNOLOGY CLOCK GENERATION 3 PROGRAMMABLE CLOCK GENERATORS allow designers to save board

CDCE62002 Four Output Clock Generator/Jitter Cleaner With … · SERDES Cleaned Clock Data CDCE62002 Recovered Clock ASIC Clock ASIC Product Folder Sample & Buy Technical Documents

CLOCK-Pro: An Effective Improvement of the CLOCK Replacement

CLOCK NETWORK SYNTHESISisg/VLSI/SLIDES/Clock-Power-Routing.pdf · Clock Buffering:: Approach 2 • Distribute buffers in the branches of the clock tree. – Use identical buffers

Clock and Timing ICs for Wireline Applications · | 3 dac and modulator clock generation, switching, cleanup, and synchronization clock translation and distribution clock buffer and