com bi national mos logic circuits

Upload: dbz-moempar

Post on 06-Apr-2018

222 views

Category:

Documents


0 download

TRANSCRIPT

  • 8/3/2019 Com Bi National MOS Logic Circuits

    1/39

    Combinational MOS LogicCombinational MOS Logic

    CircuitsCircuits

    By:

    May (CMOS Logic Circuits)

    Joshua (Complex Logic Circuits)

    Hernan (CMOS Transmission Gates)

  • 8/3/2019 Com Bi National MOS Logic Circuits

    2/39

    Combinational MOS Logic CircuitsCombinational MOS Logic Circuits

    Generic combinational logic circuit (gate)

    may

  • 8/3/2019 Com Bi National MOS Logic Circuits

    3/39

    Combinational MOS Logic CircuitsCombinational MOS Logic Circuits

    MOS Logic Circuits with Depletion nMOS Loads

    a. Two-Input NOR Gate

    VA VB Vout

    low low high

    low high low

    high low low

    high high lower

    may

  • 8/3/2019 Com Bi National MOS Logic Circuits

    4/39

    Combinational MOS Logic CircuitsCombinational MOS Logic Circuits

    Calculation of VOH

    which will result to:

    may

    -When VA and VB are lower than the VTH,driver, driver

    transistors are turned off and ID,driver is zero.

  • 8/3/2019 Com Bi National MOS Logic Circuits

    5/39

    Combinational MOS Logic CircuitsCombinational MOS Logic Circuits

    Calculation of VOL

    a. VA = VOH and VB = VOL

    b. VA = VOL and VB = VOH

    may

  • 8/3/2019 Com Bi National MOS Logic Circuits

    6/39

    Combinational MOS Logic CircuitsCombinational MOS Logic Circuits

    The output low voltage level VOL in both cases (a) and (b) is

    If (W/L)A = (W/L)B , then VOL for (a) and (b) are identical

    may

  • 8/3/2019 Com Bi National MOS Logic Circuits

    7/39

    Combinational MOS Logic CircuitsCombinational MOS Logic Circuits

    c. VA = VOH and VB = VOH

    since

    may

  • 8/3/2019 Com Bi National MOS Logic Circuits

    8/39

    Combinational MOS Logic CircuitsCombinational MOS Logic Circuits

    The output voltage level is

    Thus, to guarantee the required value of VOL in the worst case, the design choice

    should yield two identical driver transistors by

    a. assuming either VA or VB is logic-high and

    b. setting

    may

  • 8/3/2019 Com Bi National MOS Logic Circuits

    9/39

    Combinational MOS Logic CircuitsCombinational MOS Logic Circuits

    Generalized NOR Structure with Multiple Inputs

    may

  • 8/3/2019 Com Bi National MOS Logic Circuits

    10/39

    Combinational MOS Logic CircuitsCombinational MOS Logic Circuits

    The combined pull-down current can be expressed by

    a. at linear

    b. at saturation

    may

  • 8/3/2019 Com Bi National MOS Logic Circuits

    11/39

    Combinational MOS Logic CircuitsCombinational MOS Logic Circuits

    Assuming that the input voltages of all the driver transistors are

    identical,

    a. at linear

    b. at saturation

    may

  • 8/3/2019 Com Bi National MOS Logic Circuits

    12/39

    Combinational MOS Logic CircuitsCombinational MOS Logic Circuits

    Equivalent inverter circuit corresponding to the n-input

    NOR gate

    may

  • 8/3/2019 Com Bi National MOS Logic Circuits

    13/39

    Combinational MOS Logic CircuitsCombinational MOS Logic Circuits

    Transient Analysis of NOR Gate

    may

  • 8/3/2019 Com Bi National MOS Logic Circuits

    14/39

    Combinational MOS Logic CircuitsCombinational MOS Logic Circuits

    Equivalent NOR Gate

    where:

    may

  • 8/3/2019 Com Bi National MOS Logic Circuits

    15/39

    Combinational MOS Logic CircuitsCombinational MOS Logic Circuits

    b. Two-Input NAND Gate

    VA VB Vout

    low low high

    low high high

    high low high

    high high low

    may

  • 8/3/2019 Com Bi National MOS Logic Circuits

    16/39

    Combinational MOS Logic CircuitsCombinational MOS Logic Circuits

    The NAND2 gate with both of its inputs al logic high level

    may

  • 8/3/2019 Com Bi National MOS Logic Circuits

    17/39

    Combinational MOS Logic CircuitsCombinational MOS Logic Circuits

    Thus,

    may

  • 8/3/2019 Com Bi National MOS Logic Circuits

    18/39

    Combinational MOS Logic CircuitsCombinational MOS Logic Circuits

    Assuming

    and

    may

  • 8/3/2019 Com Bi National MOS Logic Circuits

    19/39

    Combinational MOS Logic CircuitsCombinational MOS Logic Circuits

    If

    then

    To simplify, assume

    Thus, the drain currents in the linear region are

    and

    may

  • 8/3/2019 Com Bi National MOS Logic Circuits

    20/39

    Combinational MOS Logic CircuitsCombinational MOS Logic Circuits

    Since

    then

    Also, using

    may

  • 8/3/2019 Com Bi National MOS Logic Circuits

    21/39

    Combinational MOS Logic CircuitsCombinational MOS Logic Circuits

    Generalized NAND Structure with Multiple Inputs

    Assuming the threshold voltages of all transistors are

    equal

    a. In linear region

    b. At saturation

    may

  • 8/3/2019 Com Bi National MOS Logic Circuits

    22/39

    Combinational MOS Logic CircuitsCombinational MOS Logic Circuits

    Equivalent NAND Structure Gate

    if

    then

    may

  • 8/3/2019 Com Bi National MOS Logic Circuits

    23/39

    Combinational MOS Logic CircuitsCombinational MOS Logic Circuits

    TransientAnalysis

    Of NAND Gate

    may

  • 8/3/2019 Com Bi National MOS Logic Circuits

    24/39

    Combinational MOS Logic CircuitsCombinational MOS Logic Circuits

    If VB = VOH and VA switches from VOH to VOL ,the lumped output

    capacitance is

    may

  • 8/3/2019 Com Bi National MOS Logic Circuits

    25/39

    Combinational MOS Logic CircuitsCombinational MOS Logic Circuits

    CMOS LOGIC CIRCUITS

    a. CMOS NOR2 (Two-Input NOR)Gate

    may

  • 8/3/2019 Com Bi National MOS Logic Circuits

    26/39

    Combinational MOS Logic CircuitsCombinational MOS Logic Circuits

    Complementary nature operation

    When either one or both inputs are high, p-net is cut-off , when the net

    creates a conducting path between the output node and the ground

    If both input voltages are low, the n-net is cut-off, the p-net creates a

    conducting path between the output node and the supply voltage VDD

    For any given input combination, the output is either grounded or

    connected to VDD

    Thus, Vout attains logic-low of VOL = 0 and logic-high voltage of VOH = VDD

    may

  • 8/3/2019 Com Bi National MOS Logic Circuits

    27/39

    Combinational MOS Logic CircuitsCombinational MOS Logic Circuits

    Design Considerations

    Also,

    If the devices are the same, then

    Thus,(nMOS transistors are saturated, VGS=VDS )

    Therefore,

    (combined drain currents of nMOS transistors)

    Finally,

    (switching threshold voltage)

    may

  • 8/3/2019 Com Bi National MOS Logic Circuits

    28/39

    Combinational MOS Logic CircuitsCombinational MOS Logic Circuits

    For Vin = Vout , M3 operates in the linear region while M4 in saturation,

    thus

    and

    also

    thus

    may

  • 8/3/2019 Com Bi National MOS Logic Circuits

    29/39

    Combinational MOS Logic CircuitsCombinational MOS Logic Circuits

    Combining the two threshold voltages yields the threshold voltage of

    the CMOS inverter

    Note:

    To achieve a switching threshold voltage of VDD/2 for simultaneous switching,

    may

  • 8/3/2019 Com Bi National MOS Logic Circuits

    30/39

    Combinational MOS Logic CircuitsCombinational MOS Logic Circuits

    Other representation

    And the switching threshold voltage is

    may

  • 8/3/2019 Com Bi National MOS Logic Circuits

    31/39

    Combinational MOS Logic CircuitsCombinational MOS Logic Circuits

    Parasiticdevice

    capacitance

    of the

    CMOS

    NOR2circuit

    may

  • 8/3/2019 Com Bi National MOS Logic Circuits

    32/39

    Combinational MOS Logic CircuitsCombinational MOS Logic Circuits

    EquivalentCMOS

    NOR2

    circuit with

    lumped

    outputcapacitance

    may

  • 8/3/2019 Com Bi National MOS Logic Circuits

    33/39

    Combinational MOS Logic CircuitsCombinational MOS Logic Circuits

    b. CMOS NAND2 (Two-Input NAND)Gate

    With

    may

  • 8/3/2019 Com Bi National MOS Logic Circuits

    34/39

    Combinational MOS Logic CircuitsCombinational MOS Logic Circuits

    LAYOUT OF SIMPLE CMOS LOGIC GATES

    a. CMOS NOR2 Gate

    may

  • 8/3/2019 Com Bi National MOS Logic Circuits

    35/39

    Combinational MOS Logic CircuitsCombinational MOS Logic Circuits

    LAYOUT OF SIMPLE CMOS LOGIC GATES

    b. CMOS NAND2 Gate

    may

  • 8/3/2019 Com Bi National MOS Logic Circuits

    36/39

    Combinational MOS Logic CircuitsCombinational MOS Logic Circuits

    Stick Diagram

    a. CMOS NOR2 Gate

    may

  • 8/3/2019 Com Bi National MOS Logic Circuits

    37/39

    Combinational MOS Logic CircuitsCombinational MOS Logic Circuits

    Stick Diagram

    b. CMOS NAND2 Gate

    may

  • 8/3/2019 Com Bi National MOS Logic Circuits

    38/39

    SAMPLE LAYOUTSAMPLE LAYOUT

    may

  • 8/3/2019 Com Bi National MOS Logic Circuits

    39/39

    Combinational MOS Logic CircuitsCombinational MOS Logic Circuits

    Thank You!

    may