computer architecture: a quantitative approach - cap4 - section 8
DESCRIPTION
TRANSCRIPT
![Page 1: Computer Architecture: A quantitative approach - Cap4 - Section 8](https://reader033.vdocument.in/reader033/viewer/2022061202/547c26d9b479597f508b45ee/html5/thumbnails/1.jpg)
Multiprocessors and Thread-Level Parallelism
Putting it all together: Sun T1 Multiprocessor
“What makes T1 especially interesting is that it is almost totally focused on exploiting thread-level parallelism (TLP)
rather than instruction-level parallelism (ILP).”
Hennessy and Patterson
![Page 2: Computer Architecture: A quantitative approach - Cap4 - Section 8](https://reader033.vdocument.in/reader033/viewer/2022061202/547c26d9b479597f508b45ee/html5/thumbnails/2.jpg)
Thread level parallelism
8 processors, 4 threads each
Six-stage , single-issue pipeline
Sun T1 “Niagra” Multiprocessor
![Page 3: Computer Architecture: A quantitative approach - Cap4 - Section 8](https://reader033.vdocument.in/reader033/viewer/2022061202/547c26d9b479597f508b45ee/html5/thumbnails/3.jpg)
Sun T1 “Niagra” Multiprocessor
![Page 4: Computer Architecture: A quantitative approach - Cap4 - Section 8](https://reader033.vdocument.in/reader033/viewer/2022061202/547c26d9b479597f508b45ee/html5/thumbnails/4.jpg)
Sun T1 “Niagra” Multiprocessor
![Page 5: Computer Architecture: A quantitative approach - Cap4 - Section 8](https://reader033.vdocument.in/reader033/viewer/2022061202/547c26d9b479597f508b45ee/html5/thumbnails/5.jpg)
Sun T1 “Niagra” Performance
![Page 6: Computer Architecture: A quantitative approach - Cap4 - Section 8](https://reader033.vdocument.in/reader033/viewer/2022061202/547c26d9b479597f508b45ee/html5/thumbnails/6.jpg)
Sun T1 “Niagra” Performance
![Page 7: Computer Architecture: A quantitative approach - Cap4 - Section 8](https://reader033.vdocument.in/reader033/viewer/2022061202/547c26d9b479597f508b45ee/html5/thumbnails/7.jpg)
Sun T1 “Niagra” Performance
![Page 8: Computer Architecture: A quantitative approach - Cap4 - Section 8](https://reader033.vdocument.in/reader033/viewer/2022061202/547c26d9b479597f508b45ee/html5/thumbnails/8.jpg)
Overall Performance
![Page 9: Computer Architecture: A quantitative approach - Cap4 - Section 8](https://reader033.vdocument.in/reader033/viewer/2022061202/547c26d9b479597f508b45ee/html5/thumbnails/9.jpg)
Overall Performance
![Page 10: Computer Architecture: A quantitative approach - Cap4 - Section 8](https://reader033.vdocument.in/reader033/viewer/2022061202/547c26d9b479597f508b45ee/html5/thumbnails/10.jpg)
Overall Performance
![Page 11: Computer Architecture: A quantitative approach - Cap4 - Section 8](https://reader033.vdocument.in/reader033/viewer/2022061202/547c26d9b479597f508b45ee/html5/thumbnails/11.jpg)
Performance of Multicore Processors: SPEC Benchmarks
![Page 12: Computer Architecture: A quantitative approach - Cap4 - Section 8](https://reader033.vdocument.in/reader033/viewer/2022061202/547c26d9b479597f508b45ee/html5/thumbnails/12.jpg)
Performance of Multicore Processors: SPEC Benchmarks
![Page 13: Computer Architecture: A quantitative approach - Cap4 - Section 8](https://reader033.vdocument.in/reader033/viewer/2022061202/547c26d9b479597f508b45ee/html5/thumbnails/13.jpg)
Performance of Multicore Processors: SPEC Benchmarks
![Page 14: Computer Architecture: A quantitative approach - Cap4 - Section 8](https://reader033.vdocument.in/reader033/viewer/2022061202/547c26d9b479597f508b45ee/html5/thumbnails/14.jpg)
Thank you!
Author: Prof. Sergio Takeo, Marcelo Arbore.
Bibliography: Patterson, D. A.; Hennessy, J. L. Computer Architecture: A quantitative Approach, 4th Ed. Morgan Kaufmann Publishers.
“What makes T1 especially interesting is that it is almost totally focused on exploiting thread-level parallelism (TLP)
rather than instruction-level parallelism (ILP).”
Hennessy and Patterson