Design and Implementation of AMBA ASB-APB Bridge for ARM SOCs

by

Department of Electronics & Communication Engineering

BNM Institute of Technology

Manu B.N1BG11LVS09

Guide : Prabhavathi PPhase 3 Seminar

ASB APB Bridge 2

AGENDA Introduction Aim of The Project Specifications Project Flow Implementation & Simulation Results Project Progress Conferences/Paper Presentations Future Enhancements Conclusions References Q & A

28/03/2013

ASB APB Bridge 3

Introduction To AMBA On chip communication standard Technology Independent High reusability

28/03/2013

ASB APB Bridge 4

Aim of The Project

B R I D G E

ASB APB

28/03/2013

ASB APB Bridge 5

Specifications

32 bit address bus 32 bit data bus 50 MHz bus clock Decode and without decode cycles

HDL Language : VerilogTool : XILINX ISE 13.2Target Device : SPARTAN 3E

28/03/2013

ASB APB Bridge 6

Project Flow

The project flow involves designing and implementing the following blocks:

ASB Arbiter ASB Decoder Reset Controller APB Bridge Remap and Pause Controller

28/03/2013

ASB APB Bridge 7

Implementation and Simulation Results

1) ASB Arbiter : The ASB arbiter has 4 requests and 4 corresponding grants. The default bus master is AREQtic. The priorities assigned are as follows:

SL.No Requests: Grants :

1) AREQtic AGNT[3]

2) AREQ1 AGNT[2]

3) AREQ2 AGNT[1]

4) AREQarm AGNT[0]

28/03/2013

ASB APB Bridge 8

Implementation and Simulation Results Continued..

Arbiter Block:

28/03/2013

ArbiterLogic.docx

ASB APB Bridge 9

Implementation and Simulation Results Continued..

28/03/2013

ARBITER GRANTS

ARBITER REQUESTS

LOCKED TRANSFER

ASB APB Bridge 10

Implementation and Simulation Results Continued..

2) Decoder :

● Without Decode Cycles ● With Decode Cycles

28/03/2013

With Decode Cycles.docxWithout Decode Cycles.docx

ASB APB Bridge 11

Implementation and Simulation Results Continued..

28/03/2013

ASB APB Bridge 12

Implementation and Simulation Results Continued..

Memory Map :

28/03/2013

AMBA ASB Decoder NCRAECE'13 13

Implementation Without Decode Cycles With Decode Cycles

3/05/2013

ST_ADDRESS 00

ST_SLAVE 01

ST_ERROR 10

ST_ADDRESS 00

ST_SLAVE 01

ST_DECODE 10

ST_ERROR 11

ASB APB Bridge 14

Implementation and Simulation Results Continued..

Simulation results without decode cycles:

28/03/2013

Out of Range

Peripheral Bus not selected

ASB APB Bridge 15

Implementation and Simulation Results Continued..

28/03/2013

Simulation results with decode cycles:

Out of Range

Peripheral Bus not selected

Extra State

ASB APB Bridge 16

Implementation and Simulation Results Continued..

3) Reset Controller :

28/03/2013

ASB APB Bridge 17

Implementation and Simulation Results Continued..

Reset Controller State Machine :

28/03/2013

Reset Controller.docx

ASB APB Bridge 18

Implementation and Simulation Results Continued..

Simulation results :

28/03/2013

POWER ON RESET

ACTIVE LOW

RESET

ASB APB Bridge 19

Implementation and Simulation Results Continued..

28/03/2013

4. APB Bridge :

ASB APB Bridge 20

Implementation and Simulation Results Continued..

28/03/2013

APB Bridge state machine :

ST_IDLE 000

ST_READ 001

ST_ENABLE 010

ST_WRITE 010

ST_WWAIT 111

Bridge state.docx

ASB APB Bridge 21

Implementation and Simulation Results Continued..

28/03/2013

READWRITE

ASB APB Bridge 22

Implementation and Simulation Results Continued..

28/03/2013

5. Remap and Pause Controller:

Remap and Pause.docx

ASB APB Bridge 23

Implementation and Simulation Results Continued..

28/03/2013

WRITEREAD

PERIPHERAL SELECTED

ASB APB Bridge 24

Implementation and Simulation Results Continued..

28/03/2013

Remap Address

Pause Address

ASB APB Bridge 25

Implementation and Simulation Results Continued..

28/03/2013

Top Module.docx

ASB APB Bridge 26

Implementation and Simulation Results Continued..

28/03/2013

RESET CONTROLLER APB BRIDGE

DECODER

REMAP & PAUSE

ARBITER

ASB APB Bridge 27

Implementation and Simulation Results Continued..

28/03/2013

GRANTS

REQUESTS

POWER ON RESET

DEFAULT MASTER

ASB APB Bridge 28

Project Progress

ASB Arbiter ASB Decoder Reset Controller APB Bridge Remap and Pause Controller Integrate all the modules

Synthesis with power, area and timing reports SPARTAN 3E Implementation ChipScope Pro Analysis

28/03/2013

ASB APB Bridge 29

Conferences/Paper Presentations

28/03/2013

• “ Efficient Design and Implementation of AMBA ASB Decoder” at National Conference on Recent Advances in Electronics & Communication Engineering 2013, RNSIT, Bangalore.

• “ Design and Implementation of AMBA ASB APB Bridge” at The International Conference on VLSI, Communication, Advanced devices, Signals & Systems And Networking.

ASB APB Bridge 30

Conclusions

28/03/2013

AMBA ASB APB Bridge was designed and implemented successfully.

Remap and Pause controller was connected to the APB to verify bridge’s functionality.

Power, area and timing reports were generated for 180nm

Spartan 3E implementation and analysis using ChipScope Pro

ASB APB Bridge 31

Future Enhancements :

28/03/2013

Common Power Format (CPF) to reduce power consumption.

Optimize area

ASB APB Bridge 32

References : AMBA Specifications 2.0 , Copyright ARM Limited 1999 ASB Example AMBA System , Technical Reference Manual Design and Implementation of APB Bridge based on AMBA 4.0 by Chenghai Ma and Zhijun Liu Shandong University Jinan,China October 2011 Design of AMBA Based AHB2APB Bridge Vani.R.M and M.Roopa IJCSNS International Journal of Computer Science and Network Security, VOL.10 No.11, November 2010 Arbiters: Design Ideas and Coding Styles Matt Weber Silicon Logic Engineering,Inc.

28/03/2013

ASB APB Bridge 33

Questions ?

28/03/2013

ASB APB Bridge 34

THANK YOU

28/03/2013