digital system design - 國立臺灣大學
TRANSCRIPT
![Page 1: Digital System Design - 國立臺灣大學](https://reader031.vdocument.in/reader031/viewer/2022012415/61704f8fcd7995505f2392fa/html5/thumbnails/1.jpg)
Digital System Design for Circuit and Electronics
Additional material
![Page 2: Digital System Design - 國立臺灣大學](https://reader031.vdocument.in/reader031/viewer/2022012415/61704f8fcd7995505f2392fa/html5/thumbnails/2.jpg)
Intro. VLSI: CMOS inverter
![Page 3: Digital System Design - 國立臺灣大學](https://reader031.vdocument.in/reader031/viewer/2022012415/61704f8fcd7995505f2392fa/html5/thumbnails/3.jpg)
CMOS inverter: black and white representation
![Page 4: Digital System Design - 國立臺灣大學](https://reader031.vdocument.in/reader031/viewer/2022012415/61704f8fcd7995505f2392fa/html5/thumbnails/4.jpg)
A counter layout
![Page 5: Digital System Design - 國立臺灣大學](https://reader031.vdocument.in/reader031/viewer/2022012415/61704f8fcd7995505f2392fa/html5/thumbnails/5.jpg)
Rules for design rule checking: basic rules
![Page 6: Digital System Design - 國立臺灣大學](https://reader031.vdocument.in/reader031/viewer/2022012415/61704f8fcd7995505f2392fa/html5/thumbnails/6.jpg)
Rules for composition
![Page 7: Digital System Design - 國立臺灣大學](https://reader031.vdocument.in/reader031/viewer/2022012415/61704f8fcd7995505f2392fa/html5/thumbnails/7.jpg)
Concept of the State Machine Example: Odd Parity Checker
Next State/Output Functions
NS = PS xor PI; OUT = PS
D
R
Q
Q
Input
CLK PS/Output
\Reset
NS
D FF Implementation
T
R
Q
Q
Input
CLK
Output
\Reset
T FF Implementation
Timing Behavior: Input 1 0 0 1 1 0 1 0 1 1 1 0
Clk
Output
Input 1 0 0 1 1 0 1 0 1 1 1 0
1 1 0 1 0 0 1 1 0 1 1 1
![Page 8: Digital System Design - 國立臺灣大學](https://reader031.vdocument.in/reader031/viewer/2022012415/61704f8fcd7995505f2392fa/html5/thumbnails/8.jpg)
State Behavior of R-S Latch
Truth Table Summary of R-S Latch Behavior
Q
hold 0 1
unstable
S
0 0 1 1
R
0 1 0 1
![Page 9: Digital System Design - 國立臺灣大學](https://reader031.vdocument.in/reader031/viewer/2022012415/61704f8fcd7995505f2392fa/html5/thumbnails/9.jpg)
Sequential Switching Networks
Edge triggered device sample inputs on the event edge
7474
Bubble here for negative
edge triggered device
Positive edge-triggered flip-flop
D Q
Clk
D-FlipFlop
![Page 10: Digital System Design - 國立臺灣大學](https://reader031.vdocument.in/reader031/viewer/2022012415/61704f8fcd7995505f2392fa/html5/thumbnails/10.jpg)
In
Q 0
Q 1
Clk
100
Cascaded Flipflops and Setup/Hold/Propagation Delays
Shift Register S,R are preset, preclear New value to first stage while second stage obtains current value of first stage
Correct Operation, assuming positive edge triggered FF
IN
CLK
Q0 Q1D
C
Q
Q
D
C
Q
Q
![Page 11: Digital System Design - 國立臺灣大學](https://reader031.vdocument.in/reader031/viewer/2022012415/61704f8fcd7995505f2392fa/html5/thumbnails/11.jpg)
Design Procedure
Excitation Tables: What are the necessary inputs to cause a particular kind of change in state?
D 0 1 0 1
T 0 1 1 0
Q + 0 1 0 1
Q 0 0 1 1
S 0 1 0 X
R X 0 1 0
K X X 1 0
J 0 1 X X
![Page 12: Digital System Design - 國立臺灣大學](https://reader031.vdocument.in/reader031/viewer/2022012415/61704f8fcd7995505f2392fa/html5/thumbnails/12.jpg)
Design problem
• Please design a sequence recognizer of
1011, using first a RS flip-flop, then a D flip flop.
![Page 13: Digital System Design - 國立臺灣大學](https://reader031.vdocument.in/reader031/viewer/2022012415/61704f8fcd7995505f2392fa/html5/thumbnails/13.jpg)
![Page 14: Digital System Design - 國立臺灣大學](https://reader031.vdocument.in/reader031/viewer/2022012415/61704f8fcd7995505f2392fa/html5/thumbnails/14.jpg)
![Page 15: Digital System Design - 國立臺灣大學](https://reader031.vdocument.in/reader031/viewer/2022012415/61704f8fcd7995505f2392fa/html5/thumbnails/15.jpg)
Results
X 0 1
00 Y1 Y2 0 1
01 0 1
10 0 1
11 0 1
X 0 1
00 0 1
01 0 1
10 0 1
11 0 1
Input = X D = X S = X’Y1’ Y2 R = X’Y1Y2’ + X Y1 Y2 Z = X Y1 Y2 (output)
![Page 16: Digital System Design - 國立臺灣大學](https://reader031.vdocument.in/reader031/viewer/2022012415/61704f8fcd7995505f2392fa/html5/thumbnails/16.jpg)
Circuit of 1011 recognizer
![Page 17: Digital System Design - 國立臺灣大學](https://reader031.vdocument.in/reader031/viewer/2022012415/61704f8fcd7995505f2392fa/html5/thumbnails/17.jpg)
END