digital system design basics
TRANSCRIPT
![Page 1: Digital System Design Basics](https://reader033.vdocument.in/reader033/viewer/2022051301/5a65c7f57f8b9aa4758b6d19/html5/thumbnails/1.jpg)
Short Term Training Program on“FPGA Based Digital Systems with Application
to SDR in Cognitive Environment”
Introduction to Digital Design with FPGAs
Prof. Anish Goel
![Page 2: Digital System Design Basics](https://reader033.vdocument.in/reader033/viewer/2022051301/5a65c7f57f8b9aa4758b6d19/html5/thumbnails/2.jpg)
What’s in the Programme Theory/Knowledge Experiments Hands-On Sessions Case Studies Quizzes Key contacts Query Sessions Beyond the course Nutcrackers Teaching/Learning
2 Digital Design with FPGAs Prof. Anish Goel
![Page 3: Digital System Design Basics](https://reader033.vdocument.in/reader033/viewer/2022051301/5a65c7f57f8b9aa4758b6d19/html5/thumbnails/3.jpg)
Schedule of the Programme
3 Digital Design with FPGAs Prof. Anish Goel
Monday 5th Oct STTP Module Venue
9 -9.30 Registration Room No 304
9.30- 11.30 Introduction to topic Room No 304
11.30-12.00 Formal Inaugural & Tea Break Room No 304
12.00 - 1.00 Lab I Room No 405 & 406
1.00 - 2.00 Lunch
2.00 - 4.00 Lab II Room No 405 & 406
4.00 - 8.00 Extra Sessions/Discussions Room No 405 & 406
Tuesday 6th Oct
9.00 - 10.30 FPGA Based Comm. Systems Room No 304
10.30 - 11. 00 Tea Break Room No 304
11.00 - 12.00 Lab III Room No 405 & 406
12.00-1.00 Lab IV Room No 405 & 406
1.00 - 2.00 Lunch
2.00 - 4.00 Lab V Room No 405 & 406
4.00 - 8.00 Extra Sessions/Discussions Room No 405 & 406
![Page 4: Digital System Design Basics](https://reader033.vdocument.in/reader033/viewer/2022051301/5a65c7f57f8b9aa4758b6d19/html5/thumbnails/4.jpg)
Learning Cycle in our STTP
Lectures
Case Studies
Lab Sessions
Extra Classes
Assignments
Software Leaning
System Design
4 Digital Design with FPGAs Prof. Anish Goel
![Page 5: Digital System Design Basics](https://reader033.vdocument.in/reader033/viewer/2022051301/5a65c7f57f8b9aa4758b6d19/html5/thumbnails/5.jpg)
Possible Outcomes of STTP
Knowledge
Practice
Attitude & Aptitude
Wave of Interest and Fun learning
Stay Happy! Stay Blessed!
Danger
Bouncer, Hectic, Bla Bla Bla
WARNING !!! DO NOT PROCEED
Proper Attitude
5 Digital Design with FPGAs Prof. Anish Goel
![Page 6: Digital System Design Basics](https://reader033.vdocument.in/reader033/viewer/2022051301/5a65c7f57f8b9aa4758b6d19/html5/thumbnails/6.jpg)
Head-start HereDigital Design using FPGA’s Any circuit capable of processing Digital Data is termed
as a digital system. A system is a black box with inputs and outputs and a
relation between them.
Human Brain (processing data for Participants
not listening to my lecture)
Inputs (Senses) Outputs (Actions)
Start Singing ?
Make them Sleep?
Walk Away?
6 Digital Design with FPGAs Prof. Anish Goel
![Page 7: Digital System Design Basics](https://reader033.vdocument.in/reader033/viewer/2022051301/5a65c7f57f8b9aa4758b6d19/html5/thumbnails/7.jpg)
Anyways Examples in Our World for systems Automobile Engine VCD player Computer Smartphone Audio System Pen Drive Internet Whatever else
7 Digital Design with FPGAs Prof. Anish Goel
![Page 8: Digital System Design Basics](https://reader033.vdocument.in/reader033/viewer/2022051301/5a65c7f57f8b9aa4758b6d19/html5/thumbnails/8.jpg)
Digital and Analog
Amplitude
TimeT1 T2 T3
8 Digital Design with FPGAs Prof. Anish Goel
![Page 9: Digital System Design Basics](https://reader033.vdocument.in/reader033/viewer/2022051301/5a65c7f57f8b9aa4758b6d19/html5/thumbnails/9.jpg)
Realistic & Non-Realistic Signal
9 Digital Design with FPGAs Prof. Anish Goel
![Page 10: Digital System Design Basics](https://reader033.vdocument.in/reader033/viewer/2022051301/5a65c7f57f8b9aa4758b6d19/html5/thumbnails/10.jpg)
A little Push Helps
10 Digital Design with FPGAs Prof. Anish Goel
![Page 11: Digital System Design Basics](https://reader033.vdocument.in/reader033/viewer/2022051301/5a65c7f57f8b9aa4758b6d19/html5/thumbnails/11.jpg)
Digital Systems So digital systems are the ones that understand and process
digital/discrete data. We use only binary digital systems. Lot of research on Ternary and Quaternary Systems is being
carried out. But if you try to increase the number of discrete levels then
ultimately you would arrive at analog systems. In short binary digital systems are simple to understand,
analyze and design.
11 Digital Design with FPGAs Prof. Anish Goel
![Page 12: Digital System Design Basics](https://reader033.vdocument.in/reader033/viewer/2022051301/5a65c7f57f8b9aa4758b6d19/html5/thumbnails/12.jpg)
HDL (Hardware Description Language)
Digital Systems
Digital SystemsA
B C <= A.B
Digital SystemsB
AC
Binary OutputBinary Inputs
12 Digital Design with FPGAs Prof. Anish Goel
![Page 13: Digital System Design Basics](https://reader033.vdocument.in/reader033/viewer/2022051301/5a65c7f57f8b9aa4758b6d19/html5/thumbnails/13.jpg)
Describe the Hardware
Digital Systems
Library ieee;Use ieee.std_logic_1164.all;
Entity Entity DigitalSystemDigitalSystem isis
13 Digital Design with FPGAs Prof. Anish Goel
B
AC
Digital Systems
Binary OutputBinary InputsPort (Port (a,ba,b: in bit;: in bit;c: out bit);c: out bit);end DigitalSystem;
Architecture behav of DigitalSystem is
A
BDigital Systems
C <= A.B
Begin
C <= a and b;C <= a and b;
end behav;
![Page 14: Digital System Design Basics](https://reader033.vdocument.in/reader033/viewer/2022051301/5a65c7f57f8b9aa4758b6d19/html5/thumbnails/14.jpg)
Microprocessors and ASIC’s A microprocessor is a general purpose Digital System that can be
programmed for any functionality. For Eg.To implement
For I = 1;I < 10; I ++X(I) =Y(I) + Z(I)End
So the above code requires following in terms of hardware: Adder Counter Registers
But the microprocessor will have lots of additional circuitry likearithmetic and logical circuits, memory interfaces, communicationinterfaces etc.
These circuits are required for implementing other functionsdepending on the code, but not required for our small code asabove.
14 Digital Design with FPGAs Prof. Anish Goel
![Page 15: Digital System Design Basics](https://reader033.vdocument.in/reader033/viewer/2022051301/5a65c7f57f8b9aa4758b6d19/html5/thumbnails/15.jpg)
Microprocessors and ASIC’s In case where the circuit only needs to run the above
code only, having a microprocessor would be like wastageof resources as most of its hardware remains unused.
Instead if we are able to design only required circuit thatworks efficiently then the system performance willincrease.
Such a kind of circuit can be termed as ApplicationSpecific Integrated Circuit or ASIC in short.
FPGAs are the most common platform to implementASIC due to their re-configurability and ease of use.
15 Digital Design with FPGAs Prof. Anish Goel
![Page 16: Digital System Design Basics](https://reader033.vdocument.in/reader033/viewer/2022051301/5a65c7f57f8b9aa4758b6d19/html5/thumbnails/16.jpg)
Clear Difference!Microprocessors FPGAs
Hardware is Already PresentProgram it !
Theirs no HardwareCreate it !
16 Digital Design with FPGAs Prof. Anish Goel
![Page 17: Digital System Design Basics](https://reader033.vdocument.in/reader033/viewer/2022051301/5a65c7f57f8b9aa4758b6d19/html5/thumbnails/17.jpg)
Design Flow for ASIC (VLSI/CHIP)
17 Digital Design with FPGAs Prof. Anish Goel
![Page 18: Digital System Design Basics](https://reader033.vdocument.in/reader033/viewer/2022051301/5a65c7f57f8b9aa4758b6d19/html5/thumbnails/18.jpg)
FPGA Design Flow
18 Digital Design with FPGAs Prof. Anish Goel
![Page 19: Digital System Design Basics](https://reader033.vdocument.in/reader033/viewer/2022051301/5a65c7f57f8b9aa4758b6d19/html5/thumbnails/19.jpg)
Advantages of FPGA based Design Rapid prototyping. Real time results. Simulation and design up-gradation possible. Time to market reduces. Re-configurability at any time. Hardware updates possible in future.
19 Digital Design with FPGAs Prof. Anish Goel
![Page 20: Digital System Design Basics](https://reader033.vdocument.in/reader033/viewer/2022051301/5a65c7f57f8b9aa4758b6d19/html5/thumbnails/20.jpg)
Case Study – Full adder design
Full AdderB
A
C
S
Cout
S = A xor B xor C
S = (A and B) or (A and C) or (B and C)
A B C S Cout
0 0 0 0 0
0 0 1 1 0
0 1 0 1 0
0 1 1 0 1
1 0 0 1 0
1 0 1 0 1
1 1 0 0 1
1 1 1 1 1
20 Digital Design with FPGAs Prof. Anish Goel
![Page 21: Digital System Design Basics](https://reader033.vdocument.in/reader033/viewer/2022051301/5a65c7f57f8b9aa4758b6d19/html5/thumbnails/21.jpg)
Nutcracker I
99 X 99 = ?21 Digital Design with FPGAs Prof. Anish Goel
![Page 22: Digital System Design Basics](https://reader033.vdocument.in/reader033/viewer/2022051301/5a65c7f57f8b9aa4758b6d19/html5/thumbnails/22.jpg)
Full adder Physical design flow
22 Digital Design with FPGAs Prof. Anish Goel
![Page 23: Digital System Design Basics](https://reader033.vdocument.in/reader033/viewer/2022051301/5a65c7f57f8b9aa4758b6d19/html5/thumbnails/23.jpg)
Full Adder Circuit
23 Digital Design with FPGAs Prof. Anish Goel
![Page 24: Digital System Design Basics](https://reader033.vdocument.in/reader033/viewer/2022051301/5a65c7f57f8b9aa4758b6d19/html5/thumbnails/24.jpg)
Full Adder Layout
24 Digital Design with FPGAs Prof. Anish Goel
![Page 25: Digital System Design Basics](https://reader033.vdocument.in/reader033/viewer/2022051301/5a65c7f57f8b9aa4758b6d19/html5/thumbnails/25.jpg)
Nutcracker II
2 x 2 = ?25 Digital Design with FPGAs Prof. Anish Goel
![Page 26: Digital System Design Basics](https://reader033.vdocument.in/reader033/viewer/2022051301/5a65c7f57f8b9aa4758b6d19/html5/thumbnails/26.jpg)
Memory Based Digital Design
Digital Design with FPGAs Prof. Anish Goel26
A B C
0 0 0
0 1 1
1 0 1
1 1 0
What’s in the Black Box ?
Black Box
A
BC
![Page 27: Digital System Design Basics](https://reader033.vdocument.in/reader033/viewer/2022051301/5a65c7f57f8b9aa4758b6d19/html5/thumbnails/27.jpg)
Memory Based Digital Design
Digital Design with FPGAs Prof. Anish Goel27
A B C
0 0 1
0 1 0
1 0 1
1 1 1
What’s in the Black Box ?
Black Box
A
BC
![Page 28: Digital System Design Basics](https://reader033.vdocument.in/reader033/viewer/2022051301/5a65c7f57f8b9aa4758b6d19/html5/thumbnails/28.jpg)
Answer: Its memory (ROM)
Digital Design with FPGAs Prof. Anish Goel28
0
1
1
0
A
B
C
2 Bit Address
1 bit Data
![Page 29: Digital System Design Basics](https://reader033.vdocument.in/reader033/viewer/2022051301/5a65c7f57f8b9aa4758b6d19/html5/thumbnails/29.jpg)
Full Adder Design - FPGAlibrary IEEE;use IEEE.STD_LOGIC_1164.ALL;
entity fa isPort ( a : in STD_LOGIC;
b : in STD_LOGIC;cin : in STD_LOGIC;s : out STD_LOGIC;cout : out STD_LOGIC);
end fa;
architecture Behavioral of fa is
begins <= a xor b xor cin;cout <= (a and b) or (a and cin) or (b and cin);
end Behavioral;
29 Digital Design with FPGAs Prof. Anish Goel
![Page 30: Digital System Design Basics](https://reader033.vdocument.in/reader033/viewer/2022051301/5a65c7f57f8b9aa4758b6d19/html5/thumbnails/30.jpg)
Full Adder Synthesis (RTL)
30 Digital Design with FPGAs Prof. Anish Goel
![Page 31: Digital System Design Basics](https://reader033.vdocument.in/reader033/viewer/2022051301/5a65c7f57f8b9aa4758b6d19/html5/thumbnails/31.jpg)
Full Adder Technology View
31 Digital Design with FPGAs Prof. Anish Goel
![Page 32: Digital System Design Basics](https://reader033.vdocument.in/reader033/viewer/2022051301/5a65c7f57f8b9aa4758b6d19/html5/thumbnails/32.jpg)
FPGA already knows the output. It doesn’t calculate. Consider a multiplier
circuit that can be fedwith 2 numbers in therange 1-4.
Thus there can be 16combinations of theinputs.
For each combinationthe output is know as weknow it’s a multiplier.
A B A*B1 1 11 2 2
1 3 31 4 4
2 1 22 2 4
2 3 62 4 8
3 1 33 2 6
3 3 93 4 12
4 1 44 2 8
4 3 124 4 16
32 Digital Design with FPGAs Prof. Anish Goel
![Page 33: Digital System Design Basics](https://reader033.vdocument.in/reader033/viewer/2022051301/5a65c7f57f8b9aa4758b6d19/html5/thumbnails/33.jpg)
FPGA Highlights A field-programmable gate array (FPGA) is an
integrated circuit designed to be configured by acustomer or a designer after manufacturing – hence“field-programmable".
Technically speaking, an FPGA can be used to solve anyproblem which is computable.
Another trend on the usage of FPGAs is hardwareacceleration, where one can use the FPGA to acceleratecertain parts of an algorithm and share part of thecomputation between the FPGA and a generic processor.
33 Digital Design with FPGAs Prof. Anish Goel
![Page 34: Digital System Design Basics](https://reader033.vdocument.in/reader033/viewer/2022051301/5a65c7f57f8b9aa4758b6d19/html5/thumbnails/34.jpg)
Common FPGA Applications
34 Digital Design with FPGAs Prof. Anish Goel
•Aerospace and Defense•Avionics/DO-254•Communications•Missiles & Munitions•Secure Solutions•Space
•Medical Electronics•ASIC Prototyping•Audio
•Connectivity Solutions•Portable Electronics•Radio•Digital Signal Processing (DSP)
•Automotive•High Resolution Video•Image Processing•Vehicle Networking and Connectivity•Automotive Infotainment
•Broadcast•Real-Time Video Engine•EdgeQAM•Encoders•Displays•Switches and Routers
•Consumer Electronics•Digital Displays•Digital Cameras•Multi-function Printers•Portable Electronics•Set-top Boxes
•Data Center•Servers•Security•Routers•Switches
![Page 35: Digital System Design Basics](https://reader033.vdocument.in/reader033/viewer/2022051301/5a65c7f57f8b9aa4758b6d19/html5/thumbnails/35.jpg)
More Applications
35 Digital Design with FPGAs Prof. Anish Goel
•High Performance Computing•Servers•Super Computers•SIGINT Systems•High-end RADARs•High-end Beam Forming Systems•Data Mining Systems
•Industrial•Industrial Imaging•Industrial Networking•Motor Control
•Medical•Ultrasound•CT Scanner•MRI•X-ray•PET•Surgical Systems
•Scientific Instruments•Lock-in amplifiers•Phase-locked loops
•Security•Industrial Imaging•Secure Solutions
•Video & Image Processing•High Resolution Video•Video Over IP Gateway•Digital Displays
•Wired Communications•Optical Transport Networks•Network Processing•Connectivity Interfaces
•Wireless Communications•Baseband•Connectivity Interfaces•Mobile Backhaul•Radio
![Page 36: Digital System Design Basics](https://reader033.vdocument.in/reader033/viewer/2022051301/5a65c7f57f8b9aa4758b6d19/html5/thumbnails/36.jpg)
FPGA – Products and Market http://www.electronicsweekly.com/news/products/fpga-
pld/fpgas-big-space-satellites-2015-04/ http://www.element14.com/community/docs/DOC-
13492/l/simplify-analog-channel-design-in-fpga-based-dso http://www.marketsandmarkets.com/PressReleases/fpga.as
p
36 Digital Design with FPGAs Prof. Anish Goel
![Page 37: Digital System Design Basics](https://reader033.vdocument.in/reader033/viewer/2022051301/5a65c7f57f8b9aa4758b6d19/html5/thumbnails/37.jpg)
Conclusion Digital Design using FPGAs required knowledge of Digital
Logic to design but ultimately implemented in genericlogic like memory or LUT.
FPGA is a reconfigurable hardware that can be updatedjust like OS (Android/Windows) provides softwareupdates.
VLSI technology is already on the verge of saturation interms of Frequency of Operation and Device Size, henceindustry has started focusing more on Architecture basedenhancements.
37 Digital Design with FPGAs Prof. Anish Goel
![Page 38: Digital System Design Basics](https://reader033.vdocument.in/reader033/viewer/2022051301/5a65c7f57f8b9aa4758b6d19/html5/thumbnails/38.jpg)
Disclaimer !
38 Digital Design with FPGAs Prof. Anish Goel
![Page 39: Digital System Design Basics](https://reader033.vdocument.in/reader033/viewer/2022051301/5a65c7f57f8b9aa4758b6d19/html5/thumbnails/39.jpg)
Disclaimer ! The data/material/information presented here are based
on learning from books, internet, experience and studies.This programme aims to guide you along the lines oflearning and provides you with the same environment fora short span. Please read the study material andreferences carefully.
39 Digital Design with FPGAs Prof. Anish Goel