Download - 16 Bit Logarithmic Converter
![Page 1: 16 Bit Logarithmic Converter](https://reader035.vdocument.in/reader035/viewer/2022062410/56816413550346895dd5c20e/html5/thumbnails/1.jpg)
16 Bit Logarithmic ConverterTinghao Liang and Sara Nadeau
![Page 2: 16 Bit Logarithmic Converter](https://reader035.vdocument.in/reader035/viewer/2022062410/56816413550346895dd5c20e/html5/thumbnails/2.jpg)
16 Bit Logarithmic Converter Introduction
Motivation Algorithm Explanation
High level description Block diagram
Design strategy Baseline performance
Performance goals Improvement strategy Improved performance
Layout Conclusions and Future Work
![Page 3: 16 Bit Logarithmic Converter](https://reader035.vdocument.in/reader035/viewer/2022062410/56816413550346895dd5c20e/html5/thumbnails/3.jpg)
Project Motivation Logarithmic converters simplify computational
needs Multiplication/Division -> Addition/Subtraction Power/Root -> Multiplication/Division
Real time DSP becoming more and more in demand, increased need for log converters to simplify computation demands
Explore interesting circuitry
![Page 4: 16 Bit Logarithmic Converter](https://reader035.vdocument.in/reader035/viewer/2022062410/56816413550346895dd5c20e/html5/thumbnails/4.jpg)
Algorithm Whole number portion of base two logarithm of
binary input acquired by detecting leading 1 Decimal portion of base two logarithm of binary
input approximated by mantissa Ex: Input -> 2910 or 111012
Binary answer -> 100.1101 Decimal answer -> 4.8579 Error -> 0.0454, or 0.9%
![Page 5: 16 Bit Logarithmic Converter](https://reader035.vdocument.in/reader035/viewer/2022062410/56816413550346895dd5c20e/html5/thumbnails/5.jpg)
Implementation – Block Diagram
![Page 6: 16 Bit Logarithmic Converter](https://reader035.vdocument.in/reader035/viewer/2022062410/56816413550346895dd5c20e/html5/thumbnails/6.jpg)
Baseline Design Strategy Direct CMOS implementation of all circuit blocks Use gates sized for matching rise and fall times
from lab 2 Goal – functional circuitry
![Page 7: 16 Bit Logarithmic Converter](https://reader035.vdocument.in/reader035/viewer/2022062410/56816413550346895dd5c20e/html5/thumbnails/7.jpg)
Implementation – Leading One Detector Functionality
LOD4 LOD16
![Page 8: 16 Bit Logarithmic Converter](https://reader035.vdocument.in/reader035/viewer/2022062410/56816413550346895dd5c20e/html5/thumbnails/8.jpg)
Implementation – ROM Functionality
![Page 9: 16 Bit Logarithmic Converter](https://reader035.vdocument.in/reader035/viewer/2022062410/56816413550346895dd5c20e/html5/thumbnails/9.jpg)
Implementation – Barrel Shifter Functionality
![Page 10: 16 Bit Logarithmic Converter](https://reader035.vdocument.in/reader035/viewer/2022062410/56816413550346895dd5c20e/html5/thumbnails/10.jpg)
Baseline Design Results 50 MHz operation
speed 5 mW power
consumption
![Page 11: 16 Bit Logarithmic Converter](https://reader035.vdocument.in/reader035/viewer/2022062410/56816413550346895dd5c20e/html5/thumbnails/11.jpg)
Improvement Strategy - Speed Critical path
MSB’s pass through LOD and ROM prior to output LSB’s need valid ROM output before barrel shifter
output is valid Critical block – 2:1 MUX
Appears in LOD as well as barrel shifter, often cascaded
Sized with logical effort 4-Input NOR also resized for minimum average
delay
![Page 12: 16 Bit Logarithmic Converter](https://reader035.vdocument.in/reader035/viewer/2022062410/56816413550346895dd5c20e/html5/thumbnails/12.jpg)
Improvement Strategy - Power Power supply reduced to 2 V Circuitry simplified ROM circuit activated only when clock is low
![Page 13: 16 Bit Logarithmic Converter](https://reader035.vdocument.in/reader035/viewer/2022062410/56816413550346895dd5c20e/html5/thumbnails/13.jpg)
Improvement Strategy - Functionality
Expanded from 8 bits to 16 bits
Added a flag to indicate zero input
![Page 14: 16 Bit Logarithmic Converter](https://reader035.vdocument.in/reader035/viewer/2022062410/56816413550346895dd5c20e/html5/thumbnails/14.jpg)
Schematic Changes - MUX
![Page 15: 16 Bit Logarithmic Converter](https://reader035.vdocument.in/reader035/viewer/2022062410/56816413550346895dd5c20e/html5/thumbnails/15.jpg)
Improved Design Results 77 MHz operation
speed 1.7 mW power
consumption
![Page 16: 16 Bit Logarithmic Converter](https://reader035.vdocument.in/reader035/viewer/2022062410/56816413550346895dd5c20e/html5/thumbnails/16.jpg)
Layout – Register
![Page 17: 16 Bit Logarithmic Converter](https://reader035.vdocument.in/reader035/viewer/2022062410/56816413550346895dd5c20e/html5/thumbnails/17.jpg)
Layout – Leading One Detector
![Page 18: 16 Bit Logarithmic Converter](https://reader035.vdocument.in/reader035/viewer/2022062410/56816413550346895dd5c20e/html5/thumbnails/18.jpg)
Layout - ROM
![Page 19: 16 Bit Logarithmic Converter](https://reader035.vdocument.in/reader035/viewer/2022062410/56816413550346895dd5c20e/html5/thumbnails/19.jpg)
Layout – Barrel Shifter
![Page 20: 16 Bit Logarithmic Converter](https://reader035.vdocument.in/reader035/viewer/2022062410/56816413550346895dd5c20e/html5/thumbnails/20.jpg)
Improved Design Layout
![Page 21: 16 Bit Logarithmic Converter](https://reader035.vdocument.in/reader035/viewer/2022062410/56816413550346895dd5c20e/html5/thumbnails/21.jpg)
Improved Design Layout
![Page 22: 16 Bit Logarithmic Converter](https://reader035.vdocument.in/reader035/viewer/2022062410/56816413550346895dd5c20e/html5/thumbnails/22.jpg)
Conclusions and Future Work Conclusions
Functional base two log converter designed and simulated successfully
Speed and power consumption were both improved by design modifications
Improvements Size ROM cell for better speed Further optimize layout organization Add error compensation circuitry Build anti-logarithmic converter
![Page 23: 16 Bit Logarithmic Converter](https://reader035.vdocument.in/reader035/viewer/2022062410/56816413550346895dd5c20e/html5/thumbnails/23.jpg)
Thank you!
Questions?