Download - Chapter 7 Design Implementation (II)
![Page 1: Chapter 7 Design Implementation (II)](https://reader035.vdocument.in/reader035/viewer/2022062217/56815071550346895dbe6cc0/html5/thumbnails/1.jpg)
1
Chapter 7 Design Implementation (II)
![Page 2: Chapter 7 Design Implementation (II)](https://reader035.vdocument.in/reader035/viewer/2022062217/56815071550346895dbe6cc0/html5/thumbnails/2.jpg)
2
RTL To software developers
RTL may mean register transfer language To microprocessor designers
RTL may be conceived as a pseudo-code description of an instruction set architecture, describing the data flow between different elements of the processor
To FPGA designers RTL stands for register transfer level, a
relatively low level of abstraction allowing the description of a specific digital circuit
![Page 3: Chapter 7 Design Implementation (II)](https://reader035.vdocument.in/reader035/viewer/2022062217/56815071550346895dbe6cc0/html5/thumbnails/3.jpg)
3
RTL Example
if rising_edge (CLK) then
PROD1 = A*C; PROD2 = B*D; PROD3 = A*D; PROD4 = B*C;Xr = PROD1-PROD2;Xi = PROD3 + PROD4;end if;
![Page 4: Chapter 7 Design Implementation (II)](https://reader035.vdocument.in/reader035/viewer/2022062217/56815071550346895dbe6cc0/html5/thumbnails/4.jpg)
4
Synthesis Logical Synthesis
The process of translating an HDL language design description into an RTL design description
The output of the synthesis process is a netlist file, which is used as an input to the place-and-route tools
A common format for the output netlist file is electronic design interchange format (EDIF)
![Page 5: Chapter 7 Design Implementation (II)](https://reader035.vdocument.in/reader035/viewer/2022062217/56815071550346895dbe6cc0/html5/thumbnails/5.jpg)
5
Synthesis/Implementation
![Page 6: Chapter 7 Design Implementation (II)](https://reader035.vdocument.in/reader035/viewer/2022062217/56815071550346895dbe6cc0/html5/thumbnails/6.jpg)
6
Possible Synthesis Phase
![Page 7: Chapter 7 Design Implementation (II)](https://reader035.vdocument.in/reader035/viewer/2022062217/56815071550346895dbe6cc0/html5/thumbnails/7.jpg)
7
Specify the Design Constraints Determine
Design clock frequency Input signal delays Required output timing to signal destination Input signal edge rates Drive strength of input signals Signal load within the FPGA Operational conditions for the FPGA
![Page 8: Chapter 7 Design Implementation (II)](https://reader035.vdocument.in/reader035/viewer/2022062217/56815071550346895dbe6cc0/html5/thumbnails/8.jpg)
8
Constraints Needed by Synthesis Tools
![Page 9: Chapter 7 Design Implementation (II)](https://reader035.vdocument.in/reader035/viewer/2022062217/56815071550346895dbe6cc0/html5/thumbnails/9.jpg)
9
Place and Route
![Page 10: Chapter 7 Design Implementation (II)](https://reader035.vdocument.in/reader035/viewer/2022062217/56815071550346895dbe6cc0/html5/thumbnails/10.jpg)
10
Q & A