Download - Nand gate latch (sequential circuit )
![Page 1: Nand gate latch (sequential circuit )](https://reader034.vdocument.in/reader034/viewer/2022042701/55abaeea1a28ab1c3c8b460f/html5/thumbnails/1.jpg)
Welcome to Our Presentation
Submitted to our Honorable
Fernaz Narin Nur
![Page 2: Nand gate latch (sequential circuit )](https://reader034.vdocument.in/reader034/viewer/2022042701/55abaeea1a28ab1c3c8b460f/html5/thumbnails/2.jpg)
Welcome to Blackbaud
Our Team Members :
No Name ID
01
02
03
04
05
Shammi Akter Urmi
Sazzad Hossain Nirjhor
Sazzad Hossain Nirjhor
Sazzad Hossain Nirjhor
Sazzad Hossain Nirjhor
133-15-3029
133-15-2927
133-15-3029
133-15-3029
133-15-3029
![Page 3: Nand gate latch (sequential circuit )](https://reader034.vdocument.in/reader034/viewer/2022042701/55abaeea1a28ab1c3c8b460f/html5/thumbnails/3.jpg)
NAND Gate Latch
![Page 4: Nand gate latch (sequential circuit )](https://reader034.vdocument.in/reader034/viewer/2022042701/55abaeea1a28ab1c3c8b460f/html5/thumbnails/4.jpg)
Combinational Logic:1.Output depends only on current inputs
Sequential Logic:
2.Need some type of memory to remember the past input
values .
1.Output depends not only on current inputs but also on
past input values .
NAND Latch is Sequential Logic:
![Page 5: Nand gate latch (sequential circuit )](https://reader034.vdocument.in/reader034/viewer/2022042701/55abaeea1a28ab1c3c8b460f/html5/thumbnails/5.jpg)
Cross Coupled inverters
![Page 6: Nand gate latch (sequential circuit )](https://reader034.vdocument.in/reader034/viewer/2022042701/55abaeea1a28ab1c3c8b460f/html5/thumbnails/6.jpg)
![Page 7: Nand gate latch (sequential circuit )](https://reader034.vdocument.in/reader034/viewer/2022042701/55abaeea1a28ab1c3c8b460f/html5/thumbnails/7.jpg)
Basic Latch – is a feedback connection of two NOR gates or two
NAND gates, which can store one bit of information. It can be set using
the One input and reset to 0 using the Another input.
Basic Latch
NAND Latch NOR Latch
![Page 8: Nand gate latch (sequential circuit )](https://reader034.vdocument.in/reader034/viewer/2022042701/55abaeea1a28ab1c3c8b460f/html5/thumbnails/8.jpg)
NAND Latch :
For storing one bit of information if we use two NAND gates
to make a feedback connection , then it called NAND Latch .
NAND Latch
![Page 9: Nand gate latch (sequential circuit )](https://reader034.vdocument.in/reader034/viewer/2022042701/55abaeea1a28ab1c3c8b460f/html5/thumbnails/9.jpg)
NAND Gate Latch
The two NAND gates are cross-
coupled so that the output of to
one of the input of NAND-2, and
vice versa. The gate output, labeled
Q and Q’, respectively, are latch
out-put. Under normal conditions,
these output will always be the
inverse of each other.
NAND-1
NAND-2
NAND Latch
![Page 10: Nand gate latch (sequential circuit )](https://reader034.vdocument.in/reader034/viewer/2022042701/55abaeea1a28ab1c3c8b460f/html5/thumbnails/10.jpg)
10
NAND Latch
NAND Gate LatchS R Q0 Q Q’
0 0 0
1
1
0
0
1 1 Q = Q’
Initial Value
S
R
Q
Q
![Page 11: Nand gate latch (sequential circuit )](https://reader034.vdocument.in/reader034/viewer/2022042701/55abaeea1a28ab1c3c8b460f/html5/thumbnails/11.jpg)
11
NAND Latch
NAND Gate LatchS’ R’ Q0 Q Q’
0 0 0 1 1
0 0 1
1
1
0
0
1 1 Q = Q’
Q = Q’
S
R
Q
Q
![Page 12: Nand gate latch (sequential circuit )](https://reader034.vdocument.in/reader034/viewer/2022042701/55abaeea1a28ab1c3c8b460f/html5/thumbnails/12.jpg)
12
NAND Latch
NAND Gate LatchS R Q0 Q Q’
0 0 0 1 1
0 0 1 1 1
0 1 0 00
1
1
0
1
Q = Q’
S
R
Q
Q
Q = Q0
![Page 13: Nand gate latch (sequential circuit )](https://reader034.vdocument.in/reader034/viewer/2022042701/55abaeea1a28ab1c3c8b460f/html5/thumbnails/13.jpg)
13
NAND Latch
NAND Gate LatchS R Q0 Q Q’
0 0 0 0 1
0 0 1 1 0
0 1 0 0 1
0 1 10
1
1
0
0 1
Q = Q0
Q = 0S
R
Q
Q
Q = Q0
![Page 14: Nand gate latch (sequential circuit )](https://reader034.vdocument.in/reader034/viewer/2022042701/55abaeea1a28ab1c3c8b460f/html5/thumbnails/14.jpg)
14
NAND Latch
NAND Gate LatchS R Q0 Q Q’
0 0 0 0 1
0 0 1 1 0
0 1 0 0 1
0 1 1 0 1
1 0 0
0
1
0
1
1 0
Q = 0
Q = Q0
Q = 1S
R
Q
Q
![Page 15: Nand gate latch (sequential circuit )](https://reader034.vdocument.in/reader034/viewer/2022042701/55abaeea1a28ab1c3c8b460f/html5/thumbnails/15.jpg)
15
NAND Latch
NAND Gate Latch
S R Q0 Q Q’
0 0 0 0 1
0 0 1 1 0
0 1 0 0 1
0 1 1 0 1
1 0 0 1 0
1 0 1
1
0
0
1
1 0
Q = 0
Q = Q0
Q = 1
Q = 1
S
R
Q
Q
![Page 16: Nand gate latch (sequential circuit )](https://reader034.vdocument.in/reader034/viewer/2022042701/55abaeea1a28ab1c3c8b460f/html5/thumbnails/16.jpg)
16
NAND Latch
NAND Gate Latch
S R Q0 Q Q’
0 0 0 0 1
0 0 1 1 0
0 1 0 0 1
0 1 1 0 1
1 0 0 1 0
1 0 1 1 0
1 1 0
0
1
1
1
0 0
Q = 0
Q = Q0
Q = 1
Q = Q’
0
S
R
Q
Q
![Page 17: Nand gate latch (sequential circuit )](https://reader034.vdocument.in/reader034/viewer/2022042701/55abaeea1a28ab1c3c8b460f/html5/thumbnails/17.jpg)
17
NAND Latch
NAND Gate Latch
S R Q0 Q Q’
0 0 0 0 1
0 0 1 1 0
0 1 0 0 1
0 1 1 0 1
1 0 0 1 0
1 0 1 1 0
1 1 0 0 0
1 1 1
1
0
1
1
0 0
Q = 0
Q = 1
Q = 1
Q = Q’
0
Q = Q’
S
R
Q
Q
![Page 18: Nand gate latch (sequential circuit )](https://reader034.vdocument.in/reader034/viewer/2022042701/55abaeea1a28ab1c3c8b460f/html5/thumbnails/18.jpg)
18
NAND Latch
S’ R’ Q
0 0 Q=Q’=1
0 1 1
1 0 0
1 1 Q0
Invalid
Set
Reset
No change
S
R
Q
Q
![Page 19: Nand gate latch (sequential circuit )](https://reader034.vdocument.in/reader034/viewer/2022042701/55abaeea1a28ab1c3c8b460f/html5/thumbnails/19.jpg)
Any
![Page 20: Nand gate latch (sequential circuit )](https://reader034.vdocument.in/reader034/viewer/2022042701/55abaeea1a28ab1c3c8b460f/html5/thumbnails/20.jpg)