![Page 1: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/1.jpg)
© 2005 Microchip Technology Inc. DS51537D
PIC18 CONFIGURATIONSETTINGS ADDENDUM
![Page 2: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/2.jpg)
Note the following details of the code protection feature on Microchip devices:
• Microchip products meet the specification contained in their particular Microchip Data Sheet.
• Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
• There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
• Microchip is willing to work with the customer who is concerned about the integrity of their code.
• Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”
Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of ourproducts. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such actsallow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.
Information contained in this publication regarding deviceapplications and the like is provided only for your convenienceand may be superseded by updates. It is your responsibility toensure that your application meets with your specifications.MICROCHIP MAKES NO REPRESENTATIONS OR WAR-RANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED,WRITTEN OR ORAL, STATUTORY OR OTHERWISE,RELATED TO THE INFORMATION, INCLUDING BUT NOTLIMITED TO ITS CONDITION, QUALITY, PERFORMANCE,MERCHANTABILITY OR FITNESS FOR PURPOSE.Microchip disclaims all liability arising from this information andits use. Use of Microchip’s products as critical components inlife support systems is not authorized except with expresswritten approval by Microchip. No licenses are conveyed,implicitly or otherwise, under any Microchip intellectual propertyrights.
DS51537D-page ii
Trademarks
The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC, and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.
AmpLab, FilterLab, Migratable Memory, MXDEV, MXLAB, PICMASTER, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.
Analog-for-the-Digital Age, Application Maestro, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Linear Active Thermistor, MPASM, MPLIB, MPLINK, MPSIM, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel, Total Endurance and WiperLock are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.
SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.
All other trademarks mentioned herein are property of their respective companies.
© 2005, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.
Printed on recycled paper.
© 2005 Microchip Technology Inc.
Microchip received ISO/TS-16949:2002 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona and Mountain View, California in October 2003. The Company’s quality system processes and procedures are for its PICmicro® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip’s quality system for the design and manufacture of development systems is ISO 9001:2000 certified.
![Page 3: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/3.jpg)
PIC18 CONFIGURATIONSETTINGS ADDENDUM
Table of Contents
PIC18C242............................................................................................................ 1
PIC18C252............................................................................................................ 2
PIC18C442............................................................................................................ 3
PIC18C452............................................................................................................ 4
PIC18C601............................................................................................................ 5
PIC18C658............................................................................................................ 6
PIC18C801............................................................................................................ 7
PIC18C858............................................................................................................ 8
PIC18F1220 .......................................................................................................... 9
PIC18F1230 ........................................................................................................ 11
PIC18F1231 ........................................................................................................ 14
PIC18F1320 ........................................................................................................ 17
PIC18F1330 ........................................................................................................ 20
PIC18F1331 ........................................................................................................ 23
PIC18F2220 ........................................................................................................ 26
PIC18F2221 ........................................................................................................ 29
PIC18F2320 ........................................................................................................ 32
PIC18F2321 ........................................................................................................ 35
PIC18F2331 ........................................................................................................ 38
PIC18F2410 ........................................................................................................ 41
PIC18F242 .......................................................................................................... 44
PIC18F2420 ........................................................................................................ 46
PIC18F2431 ........................................................................................................ 49
PIC18F2439 ........................................................................................................ 52
PIC18F2450 ........................................................................................................ 54
PIC18F2455 ........................................................................................................ 58
PIC18F248 .......................................................................................................... 62
PIC18F2480 ........................................................................................................ 64
PIC18F24J10 ...................................................................................................... 67
PIC18F2510 ........................................................................................................ 68
PIC18F2515 ........................................................................................................ 71
PIC18F252 .......................................................................................................... 74
PIC18F2520 ........................................................................................................ 77
© 2005 Microchip Technology Inc. DS51537D-page iii
![Page 4: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/4.jpg)
PIC18 Configuration Settings Addendum
PIC18F2525 ........................................................................................................ 80
PIC18F2539 ........................................................................................................ 83
PIC18F2550 ........................................................................................................ 85
PIC18F258 .......................................................................................................... 89
PIC18F2580 ........................................................................................................ 92
PIC18F2585 ........................................................................................................ 95
PIC18F25J10 ...................................................................................................... 98
PIC18F2610 ...................................................................................................... 100
PIC18F2620 ...................................................................................................... 103
PIC18F2680 ...................................................................................................... 106
PIC18F4220 ...................................................................................................... 110
PIC18F4221 ...................................................................................................... 113
PIC18F4320 ...................................................................................................... 116
PIC18F4321 ...................................................................................................... 119
PIC18F4331 ...................................................................................................... 122
PIC18F4410 ...................................................................................................... 126
PIC18F442 ........................................................................................................ 128
PIC18F4420 ...................................................................................................... 131
PIC18F4431 ...................................................................................................... 134
PIC18F4439 ...................................................................................................... 137
PIC18F4450 ...................................................................................................... 139
PIC18F4455 ...................................................................................................... 143
PIC18F448 ........................................................................................................ 147
PIC18F4480 ...................................................................................................... 149
PIC18F44J10 .................................................................................................... 152
PIC18F4510 ...................................................................................................... 153
PIC18F4515 ...................................................................................................... 156
PIC18F452 ........................................................................................................ 159
PIC18F4520 ...................................................................................................... 162
PIC18F4525 ...................................................................................................... 165
PIC18F4539 ...................................................................................................... 168
PIC18F4550 ...................................................................................................... 170
PIC18F458 ........................................................................................................ 174
PIC18F4580 ...................................................................................................... 177
PIC18F4585 ...................................................................................................... 180
PIC18F45J10 .................................................................................................... 183
PIC18F4610 ...................................................................................................... 185
PIC18F4620 ...................................................................................................... 188
PIC18F4680 ...................................................................................................... 191
DS51537D-page iv © 2005 Microchip Technology Inc.
![Page 5: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/5.jpg)
PIC18F6310 ...................................................................................................... 195
PIC18F6390 ...................................................................................................... 197
PIC18F6410 ...................................................................................................... 199
PIC18F6490 ...................................................................................................... 201
PIC18F64J15 .................................................................................................... 203
PIC18F6520 ...................................................................................................... 204
PIC18F6525 ...................................................................................................... 207
PIC18F6527 ...................................................................................................... 210
PIC18F6585 ...................................................................................................... 213
PIC18F65J10 .................................................................................................... 216
PIC18F65J15 .................................................................................................... 217
PIC18F6620 ...................................................................................................... 218
PIC18F6621 ...................................................................................................... 221
PIC18F6622 ...................................................................................................... 224
PIC18F6627 ...................................................................................................... 227
PIC18F6680 ...................................................................................................... 231
PIC18F66J10 .................................................................................................... 234
PIC18F66J15 .................................................................................................... 235
PIC18F66J60 .................................................................................................... 236
PIC18F66J65 .................................................................................................... 238
PIC18F6720 ...................................................................................................... 239
PIC18F6722 ...................................................................................................... 243
PIC18F67J10 .................................................................................................... 247
PIC18F67J60 .................................................................................................... 248
PIC18F8310 ...................................................................................................... 250
PIC18F8390 ...................................................................................................... 252
PIC18F8410 ...................................................................................................... 254
PIC18F8490 ...................................................................................................... 256
PIC18F84J15 .................................................................................................... 258
PIC18F8520 ...................................................................................................... 260
PIC18F8525 ...................................................................................................... 263
PIC18F8527 ...................................................................................................... 266
PIC18F8585 ...................................................................................................... 269
PIC18F85J10 .................................................................................................... 272
PIC18F85J15 .................................................................................................... 274
PIC18F8620 ...................................................................................................... 276
PIC18F8621 ...................................................................................................... 279
PIC18F8622 ...................................................................................................... 282
PIC18F8627 ...................................................................................................... 286
© 2005 Microchip Technology Inc. DS51537D-page v
![Page 6: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/6.jpg)
PIC18 Configuration Settings Addendum
PIC18F8680 ...................................................................................................... 290
PIC18F86J10 .................................................................................................... 293
PIC18F86J15 .................................................................................................... 295
PIC18F86J60 .................................................................................................... 297
PIC18F86J65 .................................................................................................... 298
PIC18F8720 ...................................................................................................... 300
PIC18F8722 ...................................................................................................... 303
PIC18F87J10 .................................................................................................... 308
PIC18F87J60 .................................................................................................... 310
PIC18F96J60 .................................................................................................... 311
PIC18F96J65 .................................................................................................... 313
PIC18F97J60 .................................................................................................... 315
PIC18LF2423 .................................................................................................... 317
PIC18LF2523 .................................................................................................... 320
PIC18LF4423 .................................................................................................... 324
PIC18LF4523 .................................................................................................... 327
DS51537D-page vi © 2005 Microchip Technology Inc.
![Page 7: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/7.jpg)
PIC18 CONFIGURATIONSETTINGS ADDENDUM
Configuration Settings
This addendum lists the configuration settings available for each of the PIC18 devices for use with MPLAB® C18's #pragma config directive and MPASM™ assembler's CONFIG directive.
PIC18C242
Code Protect:
Oscillator Selection:
Osc. Switch Enable:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
CP = ON Enabled
CP = OFF Disabled
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO RC-OSC2 as RA6
OSCS = ON Enabled
OSCS = OFF Disabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOR = OFF Disabled
BOR = ON Enabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 25 2.5V
WDT = OFF Disabled
WDT = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 1
![Page 8: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/8.jpg)
Configuration Settings
Watchdog Postscaler:
CCP2 MUX:
Stack Overflow Reset:
PIC18C252
Code Protect:
Oscillator Selection:
Osc. Switch Enable:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
CCP2MUX = OFF Disable (RB3)
CCP2MUX = ON Enable (RC1)
STVR = OFF Disabled
STVR = ON Enabled
CP = ON Enabled
CP = OFF Disabled
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO RC-OSC2 as RA6
OSCS = ON Enabled
OSCS = OFF Disabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOR = OFF Disabled
BOR = ON Enabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 25 2.5V
© 2005 Microchip Technology Inc. DS51537D-page 2
![Page 9: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/9.jpg)
Configuration Settings
Watchdog Timer:
Watchdog Postscaler:
CCP2 MUX:
Stack Overflow Reset:
PIC18C442
Code Protect:
Oscillator Selection:
Osc. Switch Enable:
Power-up Timer:
Brown-out Reset:
WDT = OFF Disabled
WDT = ON Enabled
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
CCP2MUX = OFF Disable (RB3)
CCP2MUX = ON Enable (RC1)
STVR = OFF Disabled
STVR = ON Enabled
CP = ON Enabled
CP = OFF Disabled
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO RC-OSC2 as RA6
OSCS = ON Enabled
OSCS = OFF Disabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOR = OFF Disabled
BOR = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 3
![Page 10: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/10.jpg)
Configuration Settings
Brown-out Voltage:
Watchdog Timer:
Watchdog Postscaler:
CCP2 MUX:
Stack Overflow Reset:
PIC18C452
Code Protect:
Oscillator Selection:
Osc. Switch Enable:
Power-up Timer:
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 25 2.5V
WDT = OFF Disabled
WDT = ON Enabled
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
CCP2MUX = OFF Disable (RB3)
CCP2MUX = ON Enable (RC1)
STVR = OFF Disabled
STVR = ON Enabled
CP = ON Enabled
CP = OFF Disabled
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO RC-OSC2 as RA6
OSCS = ON Enabled
OSCS = OFF Disabled
PWRT = ON Enabled
PWRT = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 4
![Page 11: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/11.jpg)
Configuration Settings
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
Watchdog Postscaler:
CCP2 MUX:
Stack Overflow Reset:
PIC18C601
Oscillator Selection:
Power-up Timer:
External Bus Data Width:
Watchdog Timer:
BOR = OFF Disabled
BOR = ON Enabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 25 2.5V
WDT = OFF Disabled
WDT = ON Enabled
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
CCP2MUX = OFF Disable (RB3)
CCP2MUX = ON Enable (RC1)
STVR = OFF Disabled
STVR = ON Enabled
OSC = LP LP Oscillator
OSC = EC EC Oscillator
OSC = HS HS Oscillator
OSC = RC RC Oscillator
PWRT = ON Enable
PWRT = OFF Disable
BW = 8 8-bit External Bus mode
BW = 16 16-bit External Bus mode
WDT = OFF Disabled
WDT = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 5
![Page 12: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/12.jpg)
Configuration Settings
Watchdog Timer Postscale Selection:
Stack Full/Underflow Reset:
PIC18C658
Code Protect:
Oscillator Selection:
Osc. Switch Enable:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
STVR = OFF Disabled
STVR = ON Enabled
CP = ON Enabled
CP = OFF Disabled
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO RC-OSC2 as RA6
OSCS = ON Enabled
OSCS = OFF Disabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOR = OFF Disabled
BOR = ON Enabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 25 2.5V
WDT = OFF Disabled
WDT = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 6
![Page 13: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/13.jpg)
Configuration Settings
Watchdog Postscaler:
Stack Overflow Reset:
PIC18C801
Oscillator Selection:
Power-up Timer:
External Bus Data Width:
Watchdog Timer:
Watchdog Timer Postscale Selection:
Stack Full/Underflow Reset:
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
STVR = OFF Disabled
STVR = ON Enabled
OSC = LP LP Oscillator
OSC = EC EC Oscillator
OSC = HS HS Oscillator
OSC = RC RC Oscillator
PWRT = ON Enable
PWRT = OFF Disable
BW = 8 8-bit External Bus mode
BW = 16 16-bit External Bus mode
WDT = OFF Disabled
WDT = ON Enabled
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
STVR = OFF Disabled
STVR = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 7
![Page 14: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/14.jpg)
Configuration Settings
PIC18C858
Code Protect:
Oscillator Selection:
Osc. Switch Enable:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
Watchdog Postscaler:
Stack Overflow Reset:
CP = ON Enabled
CP = OFF Disabled
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO RC-OSC2 as RA6
OSCS = ON Enabled
OSCS = OFF Disabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOR = OFF Disabled
BOR = ON Enabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 25 2.5V
WDT = OFF Disabled
WDT = ON Enabled
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
STVR = OFF Disabled
STVR = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 8
![Page 15: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/15.jpg)
Configuration Settings
PIC18F1220
Oscillator Selection:
Fail-Safe Clock Monitor:
Internal External Switch Over mode:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
OSC = LP LP Oscillator
OSC = XT XT Oscillator
OSC = HS HS Oscillator
OSC = EC External Clock on OSC1, OSC2 as FOSC/4
OSC = ECIO External Clock on OSC1, OSC2 as RA6
OSC = HSPLL HS + PLL
OSC = RCIO External RC on OSC1, OSC2 as RA6
OSC = INTIO2 Internal RC, OSC1 as RA7, OSC2 as RA6
OSC = INTIO1 Internal RC, OSC1 as RA7, OSC2 as FOSC/4
OSC = RC External RC on OSC1, OSC2 as FOSC/4
FSCM = OFF Fail-Safe Clock Monitor disabled
FSCM = ON Fail-Safe Clock Monitor enabled
IESO = OFF Internal External Switch Over mode disabled
IESO = ON Internal External Switch Over mode enabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOR = OFF Disabled
BOR = ON Enabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 20 2.0V
WDT = OFF Disabled
WDT = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 9
![Page 16: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/16.jpg)
Configuration Settings
Watchdog Postscaler:
MCLR Enable:
Stack Full/Overflow Reset:
Low Voltage ICSP:
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
Boot Block Code Protection:
Data EEPROM Code Protection:
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF Disabled
MCLRE = ON Enabled
STVR = OFF Disabled
STVR = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 10
![Page 17: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/17.jpg)
Configuration Settings
Write Protection Block 0:
Write Protection Block 1:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
Boot Block Table Read Protection:
PIC18F1230
Oscillator Selection:
Fail-Safe Clock Monitor:
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
OSC = LP LP Oscillator
OSC = XT XT Oscillator
OSC = HS HS Oscillator
OSC = EC External Clock on OSC1, OSC2 as FOSC/4
OSC = ECIO External Clock on OSC1, OSC2 as RA6
OSC = HSPLL HS + PLL
OSC = RCIO External RC on OSC1, OSC2 as RA6
OSC = INTIO2 Internal RC, OSC1 as RA7, OSC2 as RA6
OSC = INTIO1 Internal RC, OSC1 as RA7, OSC2 as FOSC/4
OSC = RC External RC on OSC1, OSC2 as FOSC/4
FSCM = OFF Fail-Safe Clock Monitor disabled
FSCM = ON Fail-Safe Clock Monitor enabled
© 2005 Microchip Technology Inc. DS51537D-page 11
![Page 18: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/18.jpg)
Configuration Settings
Internal External Switch Over mode:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
Watchdog Postscaler:
High-Side Transistors Polarity:
Low-Side Transistors Polarity:
IESO = OFF Internal External Switch Over mode disabled
IESO = ON Internal External Switch Over mode enabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOR = OFF Disabled
BOR = SBORENCTRL Controlled by SBOREN
BOR = BOACTIVE Enabled whenever Part is Active - SBOREN Dis-abled
BOR = BOHW Enabled in HW, SBOREN Disabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 20 2.0V
WDT = OFF Disabled
WDT = ON Enabled
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
HPOL = LOW Active low
HPOL = HIGH Active high
LPOL = LOW Active low
LPOL = HIGH Active high
© 2005 Microchip Technology Inc. DS51537D-page 12
![Page 19: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/19.jpg)
Configuration Settings
PWM output pins Reset state control:
FLTA MUX Bit:
T1OSC MUX bit:
MCLR Enable:
Stack Overflow Reset Enable Bit:
Dedicated In-Circuit Port Enable Bit:
Boot Block Size Select Bits:
Extended Instruction Set Enable bit:
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
Boot Block Code Protection:
Data EEPROM Code Protection:
PWMPIN = ON Enabled
PWMPIN = OFF Disabled
FLTAMX = RA7 Multiplexed with RA7
FLTAMX = RA5 Multiplexed with RA5
T1OSCMX = LOW T1OSC pins reside on RB2 and RB3
T1OSCMX = HIGH T1OSC pins reside on RA6 and RA7
MCLRE = OFF Disabled
MCLRE = ON Enabled
STVREN = OFF Disabled
STVREN = ON Enabled
ENICPORT = OFF Disabled
ENICPORT = ON Enabled
BBSIZ = BB256 256 W Boot Block Size
BBSIZ = BB512 512 W Boot Block Size
XINST = OFF Disabled
XINST = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 13
![Page 20: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/20.jpg)
Configuration Settings
Write Protection Block 0:
Write Protection Block 1:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
Boot Block Table Read Protection:
PIC18F1231
Oscillator Selection:
Fail-Safe Clock Monitor:
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
OSC = LP LP Oscillator
OSC = XT XT Oscillator
OSC = HS HS Oscillator
OSC = EC External Clock on OSC1, OSC2 as FOSC/4
OSC = ECIO External Clock on OSC1, OSC2 as RA6
OSC = HSPLL HS + PLL
OSC = RCIO External RC on OSC1, OSC2 as RA6
OSC = INTIO2 Internal RC, OSC1 as RA7, OSC2 as RA6
OSC = INTIO1 Internal RC, OSC1 as RA7, OSC2 as FOSC/4
OSC = RC External RC on OSC1, OSC2 as FOSC/4
FSCM = OFF Fail-Safe Clock Monitor disabled
FSCM = ON Fail-Safe Clock Monitor enabled
© 2005 Microchip Technology Inc. DS51537D-page 14
![Page 21: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/21.jpg)
Configuration Settings
Internal External Switch Over mode:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
Watchdog Postscaler:
High-Side Transistors Polarity:
Low-Side Transistors Polarity:
IESO = OFF Internal External Switch Over mode disabled
IESO = ON Internal External Switch Over mode enabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOR = OFF Disabled
BOR = SBORENCTRL Controlled by SBOREN
BOR = BOACTIVE Enabled whenever Part is Active - SBOREN Dis-abled
BOR = BOHW Enabled in HW, SBOREN Disabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 20 2.0V
WDT = OFF Disabled
WDT = ON Enabled
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
HPOL = LOW Active low
HPOL = HIGH Active high
LPOL = LOW Active low
LPOL = HIGH Active high
© 2005 Microchip Technology Inc. DS51537D-page 15
![Page 22: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/22.jpg)
Configuration Settings
PWM output pins Reset state control:
FLTA MUX Bit:
T1OSC MUX bit:
MCLR Enable:
Stack Overflow Reset Enable Bit:
Dedicated In-Circuit Port Enable Bit:
Boot Block Size Select Bits:
Extended Instruction Set Enable bit:
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
Boot Block Code Protection:
Data EEPROM Code Protection:
PWMPIN = ON Enabled
PWMPIN = OFF Disabled
FLTAMX = RA7 Multiplexed with RA7
FLTAMX = RA5 Multiplexed with RA5
T1OSCMX = LOW T1OSC pins reside on RB2 and RB3
T1OSCMX = HIGH T1OSC pins reside on RA6 and RA7
MCLRE = OFF Disabled
MCLRE = ON Enabled
STVREN = OFF Disabled
STVREN = ON Enabled
ENICPORT = OFF Disabled
ENICPORT = ON Enabled
BBSIZ = BB256 256 W Boot Block Size
BBSIZ = BB512 512 W Boot Block Size
XINST = OFF Disabled
XINST = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 16
![Page 23: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/23.jpg)
Configuration Settings
Write Protection Block 0:
Write Protection Block 1:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
Boot Block Table Read Protection:
PIC18F1320
Oscillator Selection:
Fail-Safe Clock Monitor:
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
OSC = LP LP Oscillator
OSC = XT XT Oscillator
OSC = HS HS Oscillator
OSC = EC External Clock on OSC1, OSC2 as FOSC/4
OSC = ECIO External Clock on OSC1, OSC2 as RA6
OSC = HSPLL HS + PLL
OSC = RCIO External RC on OSC1, OSC2 as RA6
OSC = INTIO2 Internal RC, OSC1 as RA7, OSC2 as RA6
OSC = INTIO1 Internal RC, OSC1 as RA7, OSC2 as FOSC/4
OSC = RC External RC on OSC1, OSC2 as FOSC/4
FSCM = OFF Fail-Safe Clock Monitor disabled
FSCM = ON Fail-Safe Clock Monitor enabled
© 2005 Microchip Technology Inc. DS51537D-page 17
![Page 24: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/24.jpg)
Configuration Settings
Internal External Switch Over mode:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
Watchdog Postscaler:
MCLR Enable:
Stack Full/Overflow Reset:
Low Voltage ICSP:
IESO = OFF Internal External Switch Over mode disabled
IESO = ON Internal External Switch Over mode enabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOR = OFF Disabled
BOR = ON Enabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 20 2.0V
WDT = OFF Disabled
WDT = ON Enabled
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF Disabled
MCLRE = ON Enabled
STVR = OFF Disabled
STVR = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 18
![Page 25: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/25.jpg)
Configuration Settings
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
Boot Block Table Read Protection:
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 19
![Page 26: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/26.jpg)
Configuration Settings
PIC18F1330
Oscillator Selection:
Fail-Safe Clock Monitor:
Internal External Switch Over mode:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
OSC = LP LP Oscillator
OSC = XT XT Oscillator
OSC = HS HS Oscillator
OSC = EC External Clock on OSC1, OSC2 as FOSC/4
OSC = ECIO External Clock on OSC1, OSC2 as RA6
OSC = HSPLL HS + PLL
OSC = RCIO External RC on OSC1, OSC2 as RA6
OSC = INTIO2 Internal RC, OSC1 as RA7, OSC2 as RA6
OSC = INTIO1 Internal RC, OSC1 as RA7, OSC2 as FOSC/4
OSC = RC External RC on OSC1, OSC2 as FOSC/4
FSCM = OFF Fail-Safe Clock Monitor disabled
FSCM = ON Fail-Safe Clock Monitor enabled
IESO = OFF Internal External Switch Over mode disabled
IESO = ON Internal External Switch Over mode enabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOR = OFF Disabled
BOR = SBORENCTRL Controlled by SBOREN
BOR = BOACTIVE Enabled whenever Part is Active - SBOREN Dis-abled
BOR = BOHW Enabled in HW, SBOREN Disabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 20 2.0V
WDT = OFF Disabled
WDT = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 20
![Page 27: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/27.jpg)
Configuration Settings
Watchdog Postscaler:
High-Side Transistors Polarity:
Low-Side Transistors Polarity:
PWM output pins Reset state control:
FLTA MUX Bit:
T1OSC MUX bit:
MCLR Enable:
Stack Overflow Reset Enable Bit:
Dedicated In-Circuit Port Enable Bit:
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
HPOL = LOW Active low
HPOL = HIGH Active high
LPOL = LOW Active low
LPOL = HIGH Active high
PWMPIN = ON Enabled
PWMPIN = OFF Disabled
FLTAMX = RA7 Multiplexed with RA7
FLTAMX = RA5 Multiplexed with RA5
T1OSCMX = LOW T1OSC pins reside on RB2 and RB3
T1OSCMX = HIGH T1OSC pins reside on RA6 and RA7
MCLRE = OFF Disabled
MCLRE = ON Enabled
STVREN = OFF Disabled
STVREN = ON Enabled
ENICPORT = OFF Disabled
ENICPORT = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 21
![Page 28: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/28.jpg)
Configuration Settings
Boot Block Size Select Bits:
Extended Instruction Set Enable bit:
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
Table Read Protection Block 0:
BBSIZ = BB256 256 W Boot Block Size
BBSIZ = BB512 512 W Boot Block Size
BBSIZ = BB1K 1 KW Boot Block Size
XINST = OFF Disabled
XINST = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 22
![Page 29: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/29.jpg)
Configuration Settings
Table Read Protection Block 1:
Boot Block Table Read Protection:
PIC18F1331
Oscillator Selection:
Fail-Safe Clock Monitor:
Internal External Switch Over mode:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
OSC = LP LP Oscillator
OSC = XT XT Oscillator
OSC = HS HS Oscillator
OSC = EC External Clock on OSC1, OSC2 as FOSC/4
OSC = ECIO External Clock on OSC1, OSC2 as RA6
OSC = HSPLL HS + PLL
OSC = RCIO External RC on OSC1, OSC2 as RA6
OSC = INTIO2 Internal RC, OSC1 as RA7, OSC2 as RA6
OSC = INTIO1 Internal RC, OSC1 as RA7, OSC2 as FOSC/4
OSC = RC External RC on OSC1, OSC2 as FOSC/4
FSCM = OFF Fail-Safe Clock Monitor disabled
FSCM = ON Fail-Safe Clock Monitor enabled
IESO = OFF Internal External Switch Over mode disabled
IESO = ON Internal External Switch Over mode enabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOR = OFF Disabled
BOR = SBORENCTRL Controlled by SBOREN
BOR = BOACTIVE Enabled whenever Part is Active - SBOREN Dis-abled
BOR = BOHW Enabled in HW, SBOREN Disabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 20 2.0V
WDT = OFF Disabled
WDT = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 23
![Page 30: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/30.jpg)
Configuration Settings
Watchdog Postscaler:
High-Side Transistors Polarity:
Low-Side Transistors Polarity:
PWM output pins Reset state control:
FLTA MUX Bit:
T1OSC MUX bit:
MCLR Enable:
Stack Overflow Reset Enable Bit:
Dedicated In-Circuit Port Enable Bit:
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
HPOL = LOW Active low
HPOL = HIGH Active high
LPOL = LOW Active low
LPOL = HIGH Active high
PWMPIN = ON Enabled
PWMPIN = OFF Disabled
FLTAMX = RA7 Multiplexed with RA7
FLTAMX = RA5 Multiplexed with RA5
T1OSCMX = LOW T1OSC pins reside on RB2 and RB3
T1OSCMX = HIGH T1OSC pins reside on RA6 and RA7
MCLRE = OFF Disabled
MCLRE = ON Enabled
STVREN = OFF Disabled
STVREN = ON Enabled
ENICPORT = OFF Disabled
ENICPORT = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 24
![Page 31: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/31.jpg)
Configuration Settings
Boot Block Size Select Bits:
Extended Instruction Set Enable bit:
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
Table Read Protection Block 0:
BBSIZ = BB256 256 W Boot Block Size
BBSIZ = BB512 512 W Boot Block Size
BBSIZ = BB1K 1 KW Boot Block Size
XINST = OFF Disabled
XINST = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 25
![Page 32: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/32.jpg)
Configuration Settings
Table Read Protection Block 1:
Boot Block Table Read Protection:
PIC18F2220
Oscillator Selection:
Fail-Safe Clock Monitor:
Internal External Switch Over mode:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
OSC = LP LP Oscillator
OSC = XT XT Oscillator
OSC = HS HS Oscillator
OSC = EC External Clock on OSC1, OSC2 as FOSC/4
OSC = ECIO External Clock on OSC1, OSC2 as RA6
OSC = HSPLL HS + PLL
OSC = RCIO External RC on OSC1, OSC2 as RA6
OSC = INTIO2 Internal RC, OSC1 as RA7, OSC2 as RA6
OSC = INTIO1 Internal RC, OSC1 as RA7, OSC2 as FOSC/4
OSC = RC External RC on OSC1, OSC2 as FOSC/4
FSCM = OFF Fail-Safe Clock Monitor disabled
FSCM = ON Fail-Safe Clock Monitor enabled
IESO = OFF Internal External Switch Over mode disabled
IESO = ON Internal External Switch Over mode enabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOR = OFF Disabled
BOR = ON Enabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 20 2.0V
WDT = OFF Disabled
WDT = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 26
![Page 33: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/33.jpg)
Configuration Settings
Watchdog Postscaler:
MCLR Enable:
PORTB A/D Enable:
CCP2 Pin Function:
Stack Full/Overflow Reset:
Low Voltage ICSP:
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF Disabled
MCLRE = ON Enabled
PBAD = DIG Digital
PBAD = ANA Analog
CCP2MX = B3 RB3
CCP2MX = OFF RB3
CCP2MX = C1 RC1
CCP2MX = ON RC1
STVR = OFF Disabled
STVR = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 27
![Page 34: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/34.jpg)
Configuration Settings
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
Boot Block Table Read Protection:
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 28
![Page 35: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/35.jpg)
Configuration Settings
PIC18F2221
Oscillator Selection:
Fail-Safe Clock Monitor:
Internal External Osc. Switch Over:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
OSC = LP LP Oscillator
OSC = XT XT Oscillator
OSC = HS HS Oscillator
OSC = EC External Clock on OSC1, OSC2 as FOSC/4
OSC = ECIO External Clock on OSC1, OSC2 as RA6
OSC = HSPLL HS + PLL
OSC = RCIO External RC on OSC1, OSC2 as RA6
OSC = INTIO2 Internal RC, OSC1 as RA7, OSC2 as RA6
OSC = INTIO1 Internal RC, OSC1 as RA7, OSC2 as FOSC/4
OSC = RC External RC on OSC1, OSC2 as FOSC/4
FSCM = OFF Disabled
FSCM = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOR = OFF Disabled Always
BOR = SOFT Enabled by SBOREN
BOR = NOSLP Enabled except in Sleep
BOR = ON Enabled Always
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 20 2.0V
WDT = OFF Disabled
WDT = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 29
![Page 36: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/36.jpg)
Configuration Settings
Watchdog Postscaler:
MCLR Enable:
T1 Oscillator Enable:
PORTB A/D Enable:
CCP2 MUX:
Stack Overflow Reset:
Low Voltage ICSP:
ICD Port Enable:
Boot Block Size:
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF Disabled
MCLRE = ON Enabled
LPT1OSC = HIGH High Power - High Noise Immunity
LPT1OSC = LOW Low Power - Low Noise Immunity
PBAD = DIG PORTB<4:0> digital on Reset
PBAD = ANA PORTB<4:0> analog on Reset
CCP2MX = RB3 Multiplexed with RB3
CCP2MX = RC1 Multiplexed with RC1
STVREN = OFF Disabled
STVREN = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
ICPORT = OFF Disabled
ICPORT = ON Enabled
BBSIZ = BB256 256 Word
BBSIZ = BB512 512 Word
© 2005 Microchip Technology Inc. DS51537D-page 30
![Page 37: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/37.jpg)
Configuration Settings
XINST Enable:
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
Code Protect - Boot Block:
Code Protect - Data EEPROM:
Write Protection Block 0:
Write Protection Block 1:
Configuration Register Write Protection:
Boot Block Write Protection :
Data EEPROM Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
XINST = OFF Disabled
XINST = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Protected
CP0 = OFF Open
CP1 = ON Protected
CP1 = OFF Open
CPB = ON Protected
CPB = OFF Open
CPD = ON Protected
CPD = OFF Open
WRT0 = ON Protected
WRT0 = OFF Open
WRT1 = ON Protected
WRT1 = OFF Open
WRTC = ON Protected
WRTC = OFF Open
WRTB = ON Protected
WRTB = OFF Open
WRTD = ON Protected
WRTD = OFF Open
EBTR0 = ON Protected
EBTR0 = OFF Open
EBTR1 = ON Protected
EBTR1 = OFF Open
© 2005 Microchip Technology Inc. DS51537D-page 31
![Page 38: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/38.jpg)
Configuration Settings
Boot Block Table Read Protection:
PIC18F2320
Oscillator Selection:
Fail-Safe Clock Monitor:
Internal External Switch Over mode:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
EBTRB = ON Protected
EBTRB = OFF Open
OSC = LP LP Oscillator
OSC = XT XT Oscillator
OSC = HS HS Oscillator
OSC = EC External Clock on OSC1, OSC2 as FOSC/4
OSC = ECIO External Clock on OSC1, OSC2 as RA6
OSC = HSPLL HS + PLL
OSC = RCIO External RC on OSC1, OSC2 as RA6
OSC = INTIO2 Internal RC, OSC1 as RA7, OSC2 as RA6
OSC = INTIO1 Internal RC, OSC1 as RA7, OSC2 as FOSC/4
OSC = RC External RC on OSC1, OSC2 as FOSC/4
FSCM = OFF Fail-Safe Clock Monitor disabled
FSCM = ON Fail-Safe Clock Monitor enabled
IESO = OFF Internal External Switch Over mode disabled
IESO = ON Internal External Switch Over mode enabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOR = OFF Disabled
BOR = ON Enabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 20 2.0V
WDT = OFF Disabled
WDT = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 32
![Page 39: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/39.jpg)
Configuration Settings
Watchdog Postscaler:
MCLR Enable:
PORTB A/D Enable:
CCP2 Pin Function:
Stack Full/Overflow Reset:
Low Voltage ICSP:
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF Disabled
MCLRE = ON Enabled
PBAD = DIG Digital
PBAD = ANA Analog
CCP2MX = B3 RB3
CCP2MX = OFF RB3
CCP2MX = C1 RC1
CCP2MX = ON RC1
STVR = OFF Disabled
STVR = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 33
![Page 40: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/40.jpg)
Configuration Settings
Code Protection Block 2:
Code Protection Block 3:
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Write Protection Block 2:
Write Protection Block 3:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
CP2 = ON Enabled
CP2 = OFF Disabled
CP3 = ON Enabled
CP3 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRT2 = ON Enabled
WRT2 = OFF Disabled
WRT3 = ON Enabled
WRT3 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 34
![Page 41: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/41.jpg)
Configuration Settings
Table Read Protection Block 2:
Table Read Protection Block 3:
Boot Block Table Read Protection:
PIC18F2321
Oscillator Selection:
Fail-Safe Clock Monitor:
Internal External Osc. Switch Over:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
EBTR3 = ON Enabled
EBTR3 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
OSC = LP LP Oscillator
OSC = XT XT Oscillator
OSC = HS HS Oscillator
OSC = EC External Clock on OSC1, OSC2 as FOSC/4
OSC = ECIO External Clock on OSC1, OSC2 as RA6
OSC = HSPLL HS + PLL
OSC = RCIO External RC on OSC1, OSC2 as RA6
OSC = INTIO2 Internal RC, OSC1 as RA7, OSC2 as RA6
OSC = INTIO1 Internal RC, OSC1 as RA7, OSC2 as FOSC/4
OSC = RC External RC on OSC1, OSC2 as FOSC/4
FSCM = OFF Disabled
FSCM = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOR = OFF Disabled Always
BOR = SOFT Enabled by SBOREN
BOR = NOSLP Enabled except in Sleep
BOR = ON Enabled Always
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 20 2.0V
© 2005 Microchip Technology Inc. DS51537D-page 35
![Page 42: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/42.jpg)
Configuration Settings
Watchdog Timer:
Watchdog Postscaler:
MCLR Enable:
T1 Oscillator Enable:
PORTB A/D Enable:
CCP2 MUX:
Stack Overflow Reset:
Low Voltage ICSP:
ICD Port Enable:
WDT = OFF Disabled
WDT = ON Enabled
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF Disabled
MCLRE = ON Enabled
LPT1OSC = HIGH High Power - High Noise Immunity
LPT1OSC = LOW Low Power - Low Noise Immunity
PBAD = DIG PORTB<4:0> digital on Reset
PBAD = ANA PORTB<4:0> analog on Reset
CCP2MX = RB3 Multiplexed with RB3
CCP2MX = RC1 Multiplexed with RC1
STVREN = OFF Disabled
STVREN = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
ICPORT = OFF Disabled
ICPORT = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 36
![Page 43: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/43.jpg)
Configuration Settings
Boot Block Size:
XINST Enable:
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
Code Protect - Boot Block:
Code Protect - Data EEPROM:
Write Protection Block 0:
Write Protection Block 1:
Configuration Register Write Protection:
Boot Block Write Protection :
Data EEPROM Write Protection:
Table Read Protection Block 0:
BBSIZ = BB256 256 Word
BBSIZ = BB512 512 Word
BBSIZ = BB1K 1024 Word
XINST = OFF Disabled
XINST = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Protected
CP0 = OFF Open
CP1 = ON Protected
CP1 = OFF Open
CPB = ON Protected
CPB = OFF Open
CPD = ON Protected
CPD = OFF Open
WRT0 = ON Protected
WRT0 = OFF Open
WRT1 = ON Protected
WRT1 = OFF Open
WRTC = ON Protected
WRTC = OFF Open
WRTB = ON Protected
WRTB = OFF Open
WRTD = ON Protected
WRTD = OFF Open
EBTR0 = ON Protected
EBTR0 = OFF Open
© 2005 Microchip Technology Inc. DS51537D-page 37
![Page 44: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/44.jpg)
Configuration Settings
Table Read Protection Block 1:
Boot Block Table Read Protection:
PIC18F2331
Oscillator Selection:
Fail-Safe Clock Monitor Enable:
Internal/External Switch-Over:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
EBTR1 = ON Protected
EBTR1 = OFF Open
EBTRB = ON Protected
EBTRB = OFF Open
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC2 External RC, RA6 is CLKOUT
OSC = EC EC, RA6 is CLKOUT
OSC = ECIO EC, RA6 is I/O
OSC = HSPLL HS-PLL Enabled
OSC = RCIO External RC, RA6 is I/O
OSC = IRCIO Internal RC, RA6 & RA7 are I/O
OSC = IRC Internal RC, RA6 is CLKOUT, RA7 is I/O
OSC = RC1 External RC, RA6 is CLKOUT
OSC = RC External RC, RA6 is CLKOUT
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
PWRTEN = ON Enabled
PWRTEN = OFF Disabled
BOREN = OFF Disabled
BOREN = ON Enabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 20 2.0V
WDTEN = OFF Disabled
WDTEN = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 38
![Page 45: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/45.jpg)
Configuration Settings
Watchdog Timer Enable Window:
Watchdog Postscaler:
Timer1 Oscillator MUX:
High-Side Transistors Polarity:
Low-Side Transistors Polarity:
PWM output pins Reset state control:
MCLR Enable:
Stack Overflow Reset:
Low Voltage Programming:
WINEN = ON Enabled
WINEN = OFF Disabled
WDPS = 1 1:1
WDPS = 2 1:2
WDPS = 4 1:4
WDPS = 8 1:8
WDPS = 16 1:16
WDPS = 32 1:32
WDPS = 64 1:64
WDPS = 128 1:128
WDPS = 256 1:256
WDPS = 512 1:512
WDPS = 1024 1:1024
WDPS = 2048 1:2048
WDPS = 4096 1:4096
WDPS = 8192 1:8192
WDPS = 16384 1:16384
WDPS = 32768 1:32768
T1OSCMX = OFF Active
T1OSCMX = ON Inactive
HPOL = LOW Active low
HPOL = HIGH Active high
LPOL = LOW Active low
LPOL = HIGH Active high
PWMPIN = ON Enabled
PWMPIN = OFF Disabled
MCLRE = OFF Disabled
MCLRE = ON Enabled
STVREN = OFF Disabled
STVREN = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 39
![Page 46: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/46.jpg)
Configuration Settings
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
Code Protection Block 2:
Code Protection Block 3:
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Write Protection Block 2:
Write Protection Block 3:
Boot Block Write Protection:
Configuration Register Write Protection:
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CP2 = ON Enabled
CP2 = OFF Disabled
CP3 = ON Enabled
CP3 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRT2 = ON Enabled
WRT2 = OFF Disabled
WRT3 = ON Enabled
WRT3 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 40
![Page 47: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/47.jpg)
Configuration Settings
Data EEPROM Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
Table Read Protection Block 2:
Table Read Protection Block 3:
Boot Block Table Read Protection:
PIC18F2410
Oscillator Selection:
Fail-Safe Clock Monitor:
Internal External Osc. Switch Over:
Power-up Timer:
WRTD = ON Enabled
WRTD = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
EBTR3 = ON Enabled
EBTR3 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO6 EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO6 RC-OSC2 as RA6
OSC = INTIO67 INTRC-OSC2 as RA6, OSC1 as RA7
OSC = INTIO7 INTRC-OSC2 as Clock Out, OSC1 as RA7
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
PWRT = ON Enabled
PWRT = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 41
![Page 48: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/48.jpg)
Configuration Settings
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
Watchdog Postscaler:
MCLR Enable:
PORTB A/D Enable:
CCP2 MUX:
Stack Overflow Reset:
BOREN = OFF Disabled
BOREN = ON Enabled
BOREN = NOSLP Enabled except Sleep, SBOREN Disabled
BOREN = SBORDIS Enabled, SBOREN Disabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 25 2.5V
WDT = OFF Disabled
WDT = ON Enabled
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF Disabled
MCLRE = ON Enabled
PBADEN = OFF PORTB<4:0> digital on Reset
PBADEN = ON PORTB<4:0> analog on Reset
CCP2MX = PORTBE Multiplexed with RB3
CCP2MX = PORTC Multiplexed with RC1
STVREN = OFF Disabled
STVREN = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 42
![Page 49: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/49.jpg)
Configuration Settings
Low Voltage ICSP:
Enhanced CPU Enable:
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
Boot Block Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Boot Block Write Protection:
Configuration Register Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
Boot Block Table Read Protection:
LVP = OFF Disabled
LVP = ON Enabled
ENHCPU = OFF Disabled
ENHCPU = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 43
![Page 50: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/50.jpg)
Configuration Settings
PIC18F242
Oscillator Selection:
Osc. Switch Enable:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
Watchdog Postscaler:
CCP2 MUX:
Stack Overflow Reset:
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO RC-OSC2 as RA6
OSCS = ON Enabled
OSCS = OFF Disabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOR = OFF Disabled
BOR = ON Enabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 25 2.5V
WDT = OFF Disabled
WDT = ON Enabled
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
CCP2MUX = OFF Disable (RB3)
CCP2MUX = ON Enable (RC1)
STVR = OFF Disabled
STVR = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 44
![Page 51: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/51.jpg)
Configuration Settings
Low Voltage ICSP:
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
LVP = OFF Disabled
LVP = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 45
![Page 52: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/52.jpg)
Configuration Settings
Boot Block Table Read Protection:
PIC18F2420
Oscillator Selection:
Fail-Safe Clock Monitor:
Internal External Osc. Switch Over:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
EBTRB = ON Enabled
EBTRB = OFF Disabled
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO6 EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO6 RC-OSC2 as RA6
OSC = INTIO67 INTRC-OSC2 as RA6, OSC1 as RA7
OSC = INTIO7 INTRC-OSC2 as Clock Out, OSC1 as RA7
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOREN = OFF Disabled
BOREN = ON Enabled
BOREN = NOSLP Enabled except Sleep, SBOREN Disabled
BOREN = SBORDIS Enabled, SBOREN Disabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 25 2.5V
WDT = OFF Disabled
WDT = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 46
![Page 53: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/53.jpg)
Configuration Settings
Watchdog Postscaler:
MCLR Enable:
PORTB A/D Enable:
CCP2 MUX:
Stack Overflow Reset:
Low Voltage ICSP:
Enhanced CPU Enable:
Background Debugger Enable:
Code Protection Block 0:
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF Disabled
MCLRE = ON Enabled
PBADEN = OFF PORTB<4:0> digital on Reset
PBADEN = ON PORTB<4:0> analog on Reset
CCP2MX = PORTBE Multiplexed with RB3
CCP2MX = PORTC Multiplexed with RC1
STVREN = OFF Disabled
STVREN = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
ENHCPU = OFF Disabled
ENHCPU = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 47
![Page 54: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/54.jpg)
Configuration Settings
Code Protection Block 1:
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
Boot Block Table Read Protection:
CP1 = ON Enabled
CP1 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 48
![Page 55: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/55.jpg)
Configuration Settings
PIC18F2431
Oscillator Selection:
Fail-Safe Clock Monitor Enable:
Internal/External Switch-Over:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
Watchdog Timer Enable Window:
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC2 External RC, RA6 is CLKOUT
OSC = EC EC, RA6 is CLKOUT
OSC = ECIO EC, RA6 is I/O
OSC = HSPLL HS-PLL Enabled
OSC = RCIO External RC, RA6 is I/O
OSC = IRCIO Internal RC, RA6 & RA7 are I/O
OSC = IRC Internal RC, RA6 is CLKOUT, RA7 is I/O
OSC = RC1 External RC, RA6 is CLKOUT
OSC = RC External RC, RA6 is CLKOUT
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
PWRTEN = ON Enabled
PWRTEN = OFF Disabled
BOREN = OFF Disabled
BOREN = ON Enabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 20 2.0V
WDTEN = OFF Disabled
WDTEN = ON Enabled
WINEN = ON Enabled
WINEN = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 49
![Page 56: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/56.jpg)
Configuration Settings
Watchdog Postscaler:
Timer1 Oscillator MUX:
High-Side Transistors Polarity:
Low-Side Transistors Polarity:
PWM output pins Reset state control:
MCLR Enable:
Stack Overflow Reset:
Low Voltage Programming:
Background Debugger Enable:
WDPS = 1 1:1
WDPS = 2 1:2
WDPS = 4 1:4
WDPS = 8 1:8
WDPS = 16 1:16
WDPS = 32 1:32
WDPS = 64 1:64
WDPS = 128 1:128
WDPS = 256 1:256
WDPS = 512 1:512
WDPS = 1024 1:1024
WDPS = 2048 1:2048
WDPS = 4096 1:4096
WDPS = 8192 1:8192
WDPS = 16384 1:16384
WDPS = 32768 1:32768
T1OSCMX = OFF Active
T1OSCMX = ON Inactive
HPOL = LOW Active low
HPOL = HIGH Active high
LPOL = LOW Active low
LPOL = HIGH Active high
PWMPIN = ON Enabled
PWMPIN = OFF Disabled
MCLRE = OFF Disabled
MCLRE = ON Enabled
STVREN = OFF Disabled
STVREN = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 50
![Page 57: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/57.jpg)
Configuration Settings
Code Protection Block 0:
Code Protection Block 1:
Code Protection Block 2:
Code Protection Block 3:
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Write Protection Block 2:
Write Protection Block 3:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CP2 = ON Enabled
CP2 = OFF Disabled
CP3 = ON Enabled
CP3 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRT2 = ON Enabled
WRT2 = OFF Disabled
WRT3 = ON Enabled
WRT3 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 51
![Page 58: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/58.jpg)
Configuration Settings
Table Read Protection Block 0:
Table Read Protection Block 1:
Table Read Protection Block 2:
Table Read Protection Block 3:
Boot Block Table Read Protection:
PIC18F2439
Oscillator Selection:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
EBTR3 = ON Enabled
EBTR3 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO RC-OSC2 as RA6
PWRT = ON Enabled
PWRT = OFF Disabled
BOR = OFF Disabled
BOR = ON Enabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 25 2.5V
WDT = OFF Disabled
WDT = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 52
![Page 59: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/59.jpg)
Configuration Settings
Watchdog Postscaler:
Stack Overflow Reset:
Low Voltage ICSP:
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Boot Block Write Protection:
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
STVR = OFF Disabled
STVR = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 53
![Page 60: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/60.jpg)
Configuration Settings
Configuration Register Write Protection:
Data EEPROM Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
Boot Block Table Read Protection:
PIC18F2450
96 MHz PLL Prescaler:
CPU System Clock Postscaler:
Full-Speed USB Clock Source Selection:
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
PLLDIV = 1 No divide (4 MHz input)
PLLDIV = 2 Divide by 2 (8 MHz input)
PLLDIV = 3 Divide by 3 (12 MHz input)
PLLDIV = 4 Divide by 4 (16 MHz input)
PLLDIV = 5 Divide by 5 (20 MHz input)
PLLDIV = 6 Divide by 6 (24 MHz input)
PLLDIV = 10 Divide by 10 (40 MHz input)
PLLDIV = 12 Divide by 12 (48 MHz input)
CPUDIV = OSC1_PLL2 [OSC1/OSC2 Src: /1][96 MHz PLL Src: /2]
CPUDIV = OSC2_PLL3 [OSC1/OSC2 Src: /2][96 MHz PLL Src: /3]
CPUDIV = OSC3_PLL4 [OSC1/OSC2 Src: /3][96 MHz PLL Src: /4]
CPUDIV = OSC4_PLL6 [OSC1/OSC2 Src: /4][96 MHz PLL Src: /6]
USBDIV = 1 Clock source from OSC1/OSC2
USBDIV = 2 Clock source from 96 MHz PLL/2
© 2005 Microchip Technology Inc. DS51537D-page 54
![Page 61: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/61.jpg)
Configuration Settings
Oscillator Selection bits:
Fail-Safe Clock Monitor:
Internal/External Switch Over:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
USB Voltage Regulator Enable:
Watchdog Timer:
FOSC = XT_XT XT oscillator, XT used by USB
FOSC = XTPLL_XT XT oscillator, PLL enabled, XT used by USB
FOSC = ECIO_EC External clock, port function on RA6, EC used by USB
FOSC = EC_EC External clock, CLKOUT on RA6, EC used by USB
FOSC = ECPLLIO_EC External clock, PLL enabled, port function on RA6, EC used by USB
FOSC = ECPLL_EC External clock, PLL enabled, CLKOUT on RA6, EC used by USB
FOSC = INTOSCIO_EC Internal oscillator, port function on RA6, EC used by USB
FOSC = INTOSC_EC Internal oscillator, CLKOUT on RA6, EC used by USB
FOSC = INTOSC_XT Internal oscillator, XT used by USB
FOSC = INTOSC_HS Internal oscillator, HS used by USB
FOSC = HS HS oscillator, HS used by USB
FOSC = HSPLL_HS HS oscillator, PLL enabled, HS used by USB
FCMEM = OFF Disabled
FCMEM = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOR = OFF Disabled
BOR = SOFT Controlled by SBOREN
BOR = ON_ACTIVE Enabled when the device is not in Sleep, SBOREN bit is disabled
BOR = ON Enabled, SBOREN bit is disabled
BORV = 46 4.6V
BORV = 43 4.3V
BORV = 28 2.8V
BORV = 21 2.1V
VREGEN = OFF Disabled
VREGEN = ON Enabled
WDT = OFF HW Disabled - SW Controlled
WDT = ON HW Enabled - SW Disabled
© 2005 Microchip Technology Inc. DS51537D-page 55
![Page 62: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/62.jpg)
Configuration Settings
Watchdog Postscaler:
MCLR Enable:
Low Power Timer1 Oscillator Enable:
PORTB A/D Enable:
Stack Overflow Reset:
Low Voltage ICSP:
Boot Block Size Select Bit:
Dedicated In-Circuit Debug/Programming Enable:
Extended Instruction Set Enable:
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF Disabled
MCLRE = ON Enabled
LPT1OSC = OFF Timer1 oscillator configured for high power
LPT1OSC = ON Timer1 oscillator configured for low power
PBADEN = OFF PORTB<4:0> pins are configured as digital I/O on Reset
PBADEN = ON PORTB<4:0> pins are configured as analog input on Reset
STVREN = OFF Disabled
STVREN = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
BBSIZ = BB2K 2KW Boot Block Size
BBSIZ = BB1K 1KW Boot Block Size
ICPRT = OFF Disabled
ICPRT = ON Enabled
XINST = OFF Disabled
XINST = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 56
![Page 63: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/63.jpg)
Configuration Settings
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
Boot Block Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Boot Block Write Protection:
Configuration Register Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
Boot Block Table Read Protection:
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 57
![Page 64: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/64.jpg)
Configuration Settings
PIC18F2455
96 MHz PLL Prescaler:
CPU System Clock Postscaler:
Full-Speed USB Clock Source Selection:
Oscillator Selection bits:
Fail-Safe Clock Monitor:
Internal/External Switch Over:
PLLDIV = 1 No divide (4 MHz input)
PLLDIV = 2 Divide by 2 (8 MHz input)
PLLDIV = 3 Divide by 3 (12 MHz input)
PLLDIV = 4 Divide by 4 (16 MHz input)
PLLDIV = 5 Divide by 5 (20 MHz input)
PLLDIV = 6 Divide by 6 (24 MHz input)
PLLDIV = 10 Divide by 10 (40 MHz input)
PLLDIV = 12 Divide by 12 (48 MHz input)
CPUDIV = OSC1_PLL2 [OSC1/OSC2 Src: /1][96 MHz PLL Src: /2]
CPUDIV = OSC2_PLL3 [OSC1/OSC2 Src: /2][96 MHz PLL Src: /3]
CPUDIV = OSC3_PLL4 [OSC1/OSC2 Src: /3][96 MHz PLL Src: /4]
CPUDIV = OSC4_PLL6 [OSC1/OSC2 Src: /4][96 MHz PLL Src: /6]
USBDIV = 1 Clock source from OSC1/OSC2
USBDIV = 2 Clock source from 96 MHz PLL/2
FOSC = XT_XT XT oscillator, XT used by USB
FOSC = XTPLL_XT XT oscillator, PLL enabled, XT used by USB
FOSC = ECIO_EC External clock, port function on RA6, EC used by USB
FOSC = EC_EC External clock, CLKOUT on RA6, EC used by USB
FOSC = ECPLLIO_EC External clock, PLL enabled, port function on RA6, EC used by USB
FOSC = ECPLL_EC External clock, PLL enabled, CLKOUT on RA6, EC used by USB
FOSC = INTOSCIO_EC Internal oscillator, port function on RA6, EC used by USB
FOSC = INTOSC_EC Internal oscillator, CLKOUT on RA6, EC used by USB
FOSC = INTOSC_XT Internal oscillator, XT used by USB
FOSC = INTOSC_HS Internal oscillator, HS used by USB
FOSC = HS HS oscillator, HS used by USB
FOSC = HSPLL_HS HS oscillator, PLL enabled, HS used by USB
FCMEM = OFF Disabled
FCMEM = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 58
![Page 65: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/65.jpg)
Configuration Settings
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
USB Voltage Regulator Enable:
Watchdog Timer:
Watchdog Postscaler:
MCLR Enable:
Low Power Timer1 Oscillator Enable:
PWRT = ON Enabled
PWRT = OFF Disabled
BOR = OFF Disabled
BOR = SOFT Controlled by SBOREN
BOR = ON_ACTIVE Enabled when the device is not in Sleep, SBOREN bit is disabled
BOR = ON Enabled, SBOREN bit is disabled
BORV = 46 4.6V
BORV = 43 4.3V
BORV = 28 2.8V
BORV = 21 2.1V
VREGEN = OFF Disabled
VREGEN = ON Enabled
WDT = OFF HW Disabled - SW Controlled
WDT = ON HW Enabled - SW Disabled
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF Disabled
MCLRE = ON Enabled
LPT1OSC = OFF Timer1 oscillator configured for high power
LPT1OSC = ON Timer1 oscillator configured for low power
© 2005 Microchip Technology Inc. DS51537D-page 59
![Page 66: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/66.jpg)
Configuration Settings
PORTB A/D Enable:
CCP2 MUX bit:
Stack Overflow Reset:
Low Voltage ICSP:
Dedicated In-Circuit Debug/Programming Enable:
Extended Instruction Set Enable:
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
Code Protection Block 2:
Code Protection Block 3:
Boot Block Code Protection:
Data EEPROM Code Protection:
PBADEN = OFF PORTB<4:0> pins are configured as digital I/O on Reset
PBADEN = ON PORTB<4:0> pins are configured as analog input on Reset
CCP2MX = OFF CCP2 input/output is multiplexed with RB3
CCP2MX = ON CCP2 input/output is multiplexed with RC1
STVREN = OFF Disabled
STVREN = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
ICPRT = OFF Disabled
ICPRT = ON Enabled
XINST = OFF Disabled
XINST = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CP2 = ON Enabled
CP2 = OFF Disabled
CP3 = ON Enabled
CP3 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 60
![Page 67: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/67.jpg)
Configuration Settings
Write Protection Block 0:
Write Protection Block 1:
Write Protection Block 2:
Write Protection Block 3:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
Table Read Protection Block 2:
Table Read Protection Block 3:
Boot Block Table Read Protection:
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRT2 = ON Enabled
WRT2 = OFF Disabled
WRT3 = ON Enabled
WRT3 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
EBTR3 = ON Enabled
EBTR3 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 61
![Page 68: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/68.jpg)
Configuration Settings
PIC18F248
Oscillator Selection:
Osc. Switch Enable:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
Watchdog Postscaler:
Stack Overflow Reset:
Low Voltage ICSP:
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO RC-OSC2 as RA6
OSCS = ON Enabled
OSCS = OFF Disabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOR = OFF Disabled
BOR = ON Enabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 20 2.0V
WDT = OFF Disabled
WDT = ON Enabled
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
STVR = OFF Disabled
STVR = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 62
![Page 69: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/69.jpg)
Configuration Settings
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
Boot Block Table Read Protection:
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 63
![Page 70: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/70.jpg)
Configuration Settings
PIC18F2480
Oscillator Selection bits:
Fail-Safe Clock Monitor:
Internal External Osc. Switch:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC External RC with OSC2 as divide by 4 clock out
OSC = EC EC with OSC2 as divide by 4 clock out
OSC = ECIO EC with OSC2 as RA6
OSC = HSPLL HS with HW enabled 4xPLL
OSC = RCIO External RC with OSC2 as RA6
OSC = IRCIO67 Internal RC with OSC2 as RA6 and OSC1 as RA7
OSC = IRCIO7 Internal RC with OSC1 as RA7 and OSC2 as divide by 4 clock out
OSC = ERC1 External RC with OSC2 as divide by 4 clock out
OSC = ERC External RC with OSC2 as divide by 4 clock out
FCMENB = OFF Disabled
FCMENB = ON Enabled
IESOB = OFF Disabled
IESOB = ON Enabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOR = OFF Disabled
BOR = SBORENCTRL Controlled by SBOREN
BOR = BOACTIVE Enabled whenever Part is Active - SBOREN Dis-abled
BOR = BOHW Enabled in HW, SBOREN Disabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 20 2.0V
WDT = OFF HW Disabled - SW Controlled
WDT = ON HW Enabled - SW Disabled
© 2005 Microchip Technology Inc. DS51537D-page 64
![Page 71: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/71.jpg)
Configuration Settings
Watchdog Postscaler:
MCLR Enable:
Low Power Timer1 Oscillator:
PORTB Pins Configured for A/D:
BackGround Debug:
Extended Instruction Set CPU:
Boot Block Size:
Low Voltage Programming:
Stack Overflow/Underflow Reset:
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF Disabled
MCLRE = ON Enabled
LPT1OSC = OFF Timer1 Low Power Oscillator Disabled
LPT1OSC = ON Timer1 Low Power Oscillator Active
PBADEN = OFF PORTB<4> and PORTB<1:0> Configured as Digital I/O Pins on Reset
PBADEN = ON PORTB<4> and PORTB<1:0> Configured as Analog Pins on Reset
DEBUG = ON Enabled
DEBUG = OFF Disabled
XINST = OFF Disabled
XINST = ON Enabled
BBSIZ = 1024 1K words (2K bytes) Boot Block
BBSIZ = 2048 2K words (4K bytes) Boot Block
LVP = OFF Disabled
LVP = ON Enabled
STVREN = OFF Disabled
STVREN = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 65
![Page 72: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/72.jpg)
Configuration Settings
Code Protection Block 0:
Code Protection Block 1:
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
Boot Block Table Read Protection:
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 66
![Page 73: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/73.jpg)
Configuration Settings
PIC18F24J10
Background Debugger Enable:
Extended Instruction Set Enable:
Stack Overflow Reset:
Watchdog Timer:
Code Protection:
Fail-Safe Clock Monitor:
Internal/External Switch Over:
Default/Reset System Clock Select:
Oscillator Selection bits:
DEBUG = ON Enabled
DEBUG = OFF Disabled
XINST = OFF Disabled
XINST = ON Enabled
STVREN = OFF Disabled
STVREN = ON Enabled
WDTEN = OFF Disabled
WDTEN = ON Enabled
CP0 = ON Enabled
CP0 = OFF Disabled
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
FOSC2 = OFF When SCS1:SCS0 = 00, INTRC is the clock source
FOSC2 = ON When SCS1:SCS0 = 00, FOSC1:FOSC0 sets the clock source
FOSC = HS HS oscillator
FOSC = HSPLL HS oscillator, Software Controlled PLL
FOSC = EC External Clock
FOSC = ECPLL External Clock, Software Controlled PLL
© 2005 Microchip Technology Inc. DS51537D-page 67
![Page 74: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/74.jpg)
Configuration Settings
Watchdog Postscaler:
CCP2 MUX:
PIC18F2510
Oscillator Selection:
Fail-Safe Clock Monitor:
Internal External Osc. Switch Over:
Power-up Timer:
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
CCP2MX = ALTERNATE Multiplexed with RB3
CCP2MX = DEFAULT Multiplexed with RC1
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO6 EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO6 RC-OSC2 as RA6
OSC = INTIO67 INTRC-OSC2 as RA6, OSC1 as RA7
OSC = INTIO7 INTRC-OSC2 as Clock Out, OSC1 as RA7
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
PWRT = ON Enabled
PWRT = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 68
![Page 75: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/75.jpg)
Configuration Settings
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
Watchdog Postscaler:
MCLR Enable:
T1 Oscillator Enable:
PORTB A/D Enable:
CCP2 MUX:
BOREN = OFF Disabled
BOREN = ON SBOREN Enabled
BOREN = NOSLP Enabled except Sleep, SBOREN Disabled
BOREN = SBORDIS Enabled, SBOREN Disabled
BORV = 46 4.6V
BORV = 43 4.3V
BORV = 28 2.8V
BORV = 21 2.1V
WDT = OFF Disabled
WDT = ON Enabled
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF Disabled
MCLRE = ON Enabled
LPT1OSC = OFF Disabled
LPT1OSC = ON Enabled
PBADEN = OFF PORTB<4:0> digital on Reset
PBADEN = ON PORTB<4:0> analog on Reset
CCP2MX = PORTBE Multiplexed with RB3
CCP2MX = PORTC Multiplexed with RC1
© 2005 Microchip Technology Inc. DS51537D-page 69
![Page 76: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/76.jpg)
Configuration Settings
Stack Overflow Reset:
Low Voltage ICSP:
XINST Enable:
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
Code Protection Block 2:
Code Protection Block 3:
Boot Block Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Write Protection Block 2:
Write Protection Block 3:
STVREN = OFF Disabled
STVREN = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
XINST = OFF Disabled
XINST = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CP2 = ON Enabled
CP2 = OFF Disabled
CP3 = ON Enabled
CP3 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRT2 = ON Enabled
WRT2 = OFF Disabled
WRT3 = ON Enabled
WRT3 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 70
![Page 77: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/77.jpg)
Configuration Settings
Boot Block Write Protection:
Configuration Register Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
Table Read Protection Block 2:
Table Read Protection Block 3:
Boot Block Table Read Protection:
PIC18F2515
Oscillator Selection:
Fail-Safe Clock Monitor:
Internal External Osc. Switch Over:
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
EBTR3 = ON Enabled
EBTR3 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO6 EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO6 RC-OSC2 as RA6
OSC = INTIO67 INTRC-OSC2 as RA6, OSC1 as RA7
OSC = INTIO7 INTRC-OSC2 as Clock Out, OSC1 as RA7
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 71
![Page 78: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/78.jpg)
Configuration Settings
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
Watchdog Postscaler:
MCLR Enable:
PORTB A/D Enable:
CCP2 MUX:
PWRT = ON Enabled
PWRT = OFF Disabled
BOREN = OFF Disabled
BOREN = ON Enabled
BOREN = NOSLP Enabled except Sleep, SBOREN Disabled
BOREN = SBORDIS Enabled, SBOREN Disabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 25 2.5V
WDT = OFF Disabled
WDT = ON Enabled
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF Disabled
MCLRE = ON Enabled
PBADEN = OFF PORTB<4:0> digital on Reset
PBADEN = ON PORTB<4:0> analog on Reset
CCP2MX = PORTBE Multiplexed with RB3
CCP2MX = PORTC Multiplexed with RC1
© 2005 Microchip Technology Inc. DS51537D-page 72
![Page 79: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/79.jpg)
Configuration Settings
Stack Overflow Reset:
Low Voltage ICSP:
Enhanced CPU Enable:
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
Code Protection Block 2:
Boot Block Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Write Protection Block 2:
Boot Block Write Protection:
Configuration Register Write Protection:
STVREN = OFF Disabled
STVREN = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
ENHCPU = OFF Disabled
ENHCPU = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CP2 = ON Enabled
CP2 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRT2 = ON Enabled
WRT2 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 73
![Page 80: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/80.jpg)
Configuration Settings
Table Read Protection Block 0:
Table Read Protection Block 1:
Table Read Protection Block 2:
Boot Block Table Read Protection:
PIC18F252
Oscillator Selection:
Osc. Switch Enable:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO RC-OSC2 as RA6
OSCS = ON Enabled
OSCS = OFF Disabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOR = OFF Disabled
BOR = ON Enabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 25 2.5V
WDT = OFF Disabled
WDT = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 74
![Page 81: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/81.jpg)
Configuration Settings
Watchdog Postscaler:
CCP2 MUX:
Stack Overflow Reset:
Low Voltage ICSP:
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
Code Protection Block 2:
Code Protection Block 3:
Boot Block Code Protection:
Data EEPROM Code Protection:
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
CCP2MUX = OFF Disable (RB3)
CCP2MUX = ON Enable (RC1)
STVR = OFF Disabled
STVR = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CP2 = ON Enabled
CP2 = OFF Disabled
CP3 = ON Enabled
CP3 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 75
![Page 82: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/82.jpg)
Configuration Settings
Write Protection Block 0:
Write Protection Block 1:
Write Protection Block 2:
Write Protection Block 3:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
Table Read Protection Block 2:
Table Read Protection Block 3:
Boot Block Table Read Protection:
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRT2 = ON Enabled
WRT2 = OFF Disabled
WRT3 = ON Enabled
WRT3 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
EBTR3 = ON Enabled
EBTR3 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 76
![Page 83: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/83.jpg)
Configuration Settings
PIC18F2520
Oscillator Selection:
Fail-Safe Clock Monitor:
Internal External Osc. Switch Over:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO6 EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO6 RC-OSC2 as RA6
OSC = INTIO67 INTRC-OSC2 as RA6, OSC1 as RA7
OSC = INTIO7 INTRC-OSC2 as Clock Out, OSC1 as RA7
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOREN = OFF Disabled
BOREN = ON SBOREN Enabled
BOREN = NOSLP Enabled except Sleep, SBOREN Disabled
BOREN = SBORDIS Enabled, SBOREN Disabled
BORV = 46 4.6V
BORV = 43 4.3V
BORV = 28 2.8V
BORV = 21 2.1V
WDT = OFF Disabled
WDT = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 77
![Page 84: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/84.jpg)
Configuration Settings
Watchdog Postscaler:
MCLR Enable:
T1 Oscillator Enable:
PORTB A/D Enable:
CCP2 MUX:
Stack Overflow Reset:
Low Voltage ICSP:
XINST Enable:
Background Debugger Enable:
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF Disabled
MCLRE = ON Enabled
LPT1OSC = OFF Disabled
LPT1OSC = ON Enabled
PBADEN = OFF PORTB<4:0> digital on Reset
PBADEN = ON PORTB<4:0> analog on Reset
CCP2MX = PORTBE Multiplexed with RB3
CCP2MX = PORTC Multiplexed with RC1
STVREN = OFF Disabled
STVREN = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
XINST = OFF Disabled
XINST = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 78
![Page 85: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/85.jpg)
Configuration Settings
Code Protection Block 0:
Code Protection Block 1:
Code Protection Block 2:
Code Protection Block 3:
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Write Protection Block 2:
Write Protection Block 3:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CP2 = ON Enabled
CP2 = OFF Disabled
CP3 = ON Enabled
CP3 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRT2 = ON Enabled
WRT2 = OFF Disabled
WRT3 = ON Enabled
WRT3 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 79
![Page 86: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/86.jpg)
Configuration Settings
Table Read Protection Block 0:
Table Read Protection Block 1:
Table Read Protection Block 2:
Table Read Protection Block 3:
Boot Block Table Read Protection:
PIC18F2525
Oscillator Selection:
Fail-Safe Clock Monitor:
Internal External Osc. Switch Over:
Power-up Timer:
Brown-out Reset:
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
EBTR3 = ON Enabled
EBTR3 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO6 EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO6 RC-OSC2 as RA6
OSC = INTIO67 INTRC-OSC2 as RA6, OSC1 as RA7
OSC = INTIO7 INTRC-OSC2 as Clock Out, OSC1 as RA7
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOREN = OFF Disabled
BOREN = ON SBOREN Enabled
BOREN = NOSLP Enabled except Sleep, SBOREN Disabled
BOREN = SBORDIS Enabled, SBOREN Disabled
© 2005 Microchip Technology Inc. DS51537D-page 80
![Page 87: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/87.jpg)
Configuration Settings
Brown-out Voltage:
Watchdog Timer:
Watchdog Postscaler:
MCLR Enable:
T1 Oscillator Enable:
PORTB A/D Enable:
CCP2 MUX:
Stack Overflow Reset:
Low Voltage ICSP:
BORV = 46 Maximum
BORV = 43 High
BORV = 28 Low
BORV = 21 Minimum
WDT = OFF Disabled
WDT = ON Enabled
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF Disabled
MCLRE = ON Enabled
LPT1OSC = OFF Disabled
LPT1OSC = ON Enabled
PBADEN = OFF PORTB<4:0> digital on Reset
PBADEN = ON PORTB<4:0> analog on Reset
CCP2MX = PORTBE Multiplexed with RB3
CCP2MX = PORTC Multiplexed with RC1
STVREN = OFF Disabled
STVREN = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 81
![Page 88: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/88.jpg)
Configuration Settings
XINST Enable:
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
Code Protection Block 2:
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Write Protection Block 2:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
XINST = OFF Disabled
XINST = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CP2 = ON Enabled
CP2 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRT2 = ON Enabled
WRT2 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 82
![Page 89: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/89.jpg)
Configuration Settings
Table Read Protection Block 0:
Table Read Protection Block 1:
Table Read Protection Block 2:
Boot Block Table Read Protection:
PIC18F2539
Oscillator Selection:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO RC-OSC2 as RA6
PWRT = ON Enabled
PWRT = OFF Disabled
BOR = OFF Disabled
BOR = ON Enabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 25 2.5V
WDT = OFF Disabled
WDT = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 83
![Page 90: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/90.jpg)
Configuration Settings
Watchdog Postscaler:
Stack Overflow Reset:
Low Voltage ICSP:
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
Code Protection Block 2:
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
STVR = OFF Disabled
STVR = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CP2 = ON Enabled
CP2 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 84
![Page 91: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/91.jpg)
Configuration Settings
Write Protection Block 2:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
Table Read Protection Block 2:
Boot Block Table Read Protection:
PIC18F2550
96 MHz PLL Prescaler:
CPU System Clock Postscaler:
WRT2 = ON Enabled
WRT2 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
PLLDIV = 1 No divide (4 MHz input)
PLLDIV = 2 Divide by 2 (8 MHz input)
PLLDIV = 3 Divide by 3 (12 MHz input)
PLLDIV = 4 Divide by 4 (16 MHz input)
PLLDIV = 5 Divide by 5 (20 MHz input)
PLLDIV = 6 Divide by 6 (24 MHz input)
PLLDIV = 10 Divide by 10 (40 MHz input)
PLLDIV = 12 Divide by 12 (48 MHz input)
CPUDIV = OSC1_PLL2 [OSC1/OSC2 Src: /1][96 MHz PLL Src: /2]
CPUDIV = OSC2_PLL3 [OSC1/OSC2 Src: /2][96 MHz PLL Src: /3]
CPUDIV = OSC3_PLL4 [OSC1/OSC2 Src: /3][96 MHz PLL Src: /4]
CPUDIV = OSC4_PLL6 [OSC1/OSC2 Src: /4][96 MHz PLL Src: /6]
© 2005 Microchip Technology Inc. DS51537D-page 85
![Page 92: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/92.jpg)
Configuration Settings
Full-Speed USB Clock Source Selection:
Oscillator Selection bits:
Fail-Safe Clock Monitor:
Internal/External Switch Over:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
USB Voltage Regulator Enable:
USBDIV = 1 Clock source from OSC1/OSC2
USBDIV = 2 Clock source from 96 MHz PLL/2
FOSC = XT_XT XT oscillator, XT used by USB
FOSC = XTPLL_XT XT oscillator, PLL enabled, XT used by USB
FOSC = ECIO_EC External clock, port function on RA6, EC used by USB
FOSC = EC_EC External clock, CLKOUT on RA6, EC used by USB
FOSC = ECPLLIO_EC External clock, PLL enabled, port function on RA6, EC used by USB
FOSC = ECPLL_EC External clock, PLL enabled, CLKOUT on RA6, EC used by USB
FOSC = INTOSCIO_EC Internal oscillator, port function on RA6, EC used by USB
FOSC = INTOSC_EC Internal oscillator, CLKOUT on RA6, EC used by USB
FOSC = INTOSC_XT Internal oscillator, XT used by USB
FOSC = INTOSC_HS Internal oscillator, HS used by USB
FOSC = HS HS oscillator, HS used by USB
FOSC = HSPLL_HS HS oscillator, PLL enabled, HS used by USB
FCMEM = OFF Disabled
FCMEM = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOR = OFF Disabled
BOR = SOFT Controlled by SBOREN
BOR = ON_ACTIVE Enabled when the device is not in Sleep, SBOREN bit is disabled
BOR = ON Enabled, SBOREN bit is disabled
BORV = 46 4.6V
BORV = 43 4.3V
BORV = 28 2.8V
BORV = 21 2.1V
VREGEN = OFF Disabled
VREGEN = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 86
![Page 93: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/93.jpg)
Configuration Settings
Watchdog Timer:
Watchdog Postscaler:
MCLR Enable:
Low Power Timer1 Oscillator Enable:
PORTB A/D Enable:
CCP2 MUX bit:
Stack Overflow Reset:
Low Voltage ICSP:
Dedicated In-Circuit Debug/Programming Enable:
WDT = OFF HW Disabled - SW Controlled
WDT = ON HW Enabled - SW Disabled
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF Disabled
MCLRE = ON Enabled
LPT1OSC = OFF Timer1 oscillator configured for high power
LPT1OSC = ON Timer1 oscillator configured for low power
PBADEN = OFF PORTB<4:0> pins are configured as digital I/O on Reset
PBADEN = ON PORTB<4:0> pins are configured as analog input on Reset
CCP2MX = OFF CCP2 input/output is multiplexed with RB3
CCP2MX = ON CCP2 input/output is multiplexed with RC1
STVREN = OFF Disabled
STVREN = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
ICPRT = OFF Disabled
ICPRT = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 87
![Page 94: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/94.jpg)
Configuration Settings
Extended Instruction Set Enable:
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
Code Protection Block 2:
Code Protection Block 3:
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Write Protection Block 2:
Write Protection Block 3:
Boot Block Write Protection:
XINST = OFF Disabled
XINST = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CP2 = ON Enabled
CP2 = OFF Disabled
CP3 = ON Enabled
CP3 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRT2 = ON Enabled
WRT2 = OFF Disabled
WRT3 = ON Enabled
WRT3 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 88
![Page 95: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/95.jpg)
Configuration Settings
Configuration Register Write Protection:
Data EEPROM Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
Table Read Protection Block 2:
Table Read Protection Block 3:
Boot Block Table Read Protection:
PIC18F258
Oscillator Selection:
Osc. Switch Enable:
Power-up Timer:
Brown-out Reset:
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
EBTR3 = ON Enabled
EBTR3 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO RC-OSC2 as RA6
OSCS = ON Enabled
OSCS = OFF Disabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOR = OFF Disabled
BOR = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 89
![Page 96: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/96.jpg)
Configuration Settings
Brown-out Voltage:
Watchdog Timer:
Watchdog Postscaler:
Stack Overflow Reset:
Low Voltage ICSP:
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
Code Protection Block 2:
Code Protection Block 3:
Boot Block Code Protection:
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 20 2.0V
WDT = OFF Disabled
WDT = ON Enabled
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
STVR = OFF Disabled
STVR = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CP2 = ON Enabled
CP2 = OFF Disabled
CP3 = ON Enabled
CP3 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 90
![Page 97: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/97.jpg)
Configuration Settings
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Write Protection Block 2:
Write Protection Block 3:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
Table Read Protection Block 2:
Table Read Protection Block 3:
Boot Block Table Read Protection:
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRT2 = ON Enabled
WRT2 = OFF Disabled
WRT3 = ON Enabled
WRT3 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
EBTR3 = ON Enabled
EBTR3 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 91
![Page 98: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/98.jpg)
Configuration Settings
PIC18F2580
Oscillator Selection bits:
Fail-Safe Clock Monitor:
Internal External Osc. Switch:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC External RC with OSC2 as divide by 4 clock out
OSC = EC EC with OSC2 as divide by 4 clock out
OSC = ECIO EC with OSC2 as RA6
OSC = HSPLL HS with HW enabled 4xPLL
OSC = RCIO External RC with OSC2 as RA6
OSC = IRCIO67 Internal RC with OSC2 as RA6 and OSC1 as RA7
OSC = IRCIO7 Internal RC with OSC1 as RA7 and OSC2 as divide by 4 clock out
OSC = ERC1 External RC with OSC2 as divide by 4 clock out
OSC = ERC External RC with OSC2 as divide by 4 clock out
FCMENB = OFF Disabled
FCMENB = ON Enabled
IESOB = OFF Disabled
IESOB = ON Enabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOR = OFF Disabled
BOR = SBORENCTRL Controlled by SBOREN
BOR = BOACTIVE Enabled whenever Part is Active - SBOREN Dis-abled
BOR = BOHW Enabled in HW, SBOREN Disabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 20 2.0V
WDT = OFF HW Disabled - SW Controlled
WDT = ON HW Enabled - SW Disabled
© 2005 Microchip Technology Inc. DS51537D-page 92
![Page 99: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/99.jpg)
Configuration Settings
Watchdog Postscaler:
MCLR Enable:
Low Power Timer1 Oscillator:
PORTB Pins Configured for A/D:
BackGround Debug:
Extended Instruction Set CPU:
Boot Block Size:
Low Voltage Programming:
Stack Overflow/Underflow Reset:
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF Disabled
MCLRE = ON Enabled
LPT1OSC = OFF Timer1 Low Power Oscillator Disabled
LPT1OSC = ON Timer1 Low Power Oscillator Active
PBADEN = OFF PORTB<4> and PORTB<1:0> Configured as Digital I/O Pins on Reset
PBADEN = ON PORTB<4> and PORTB<1:0> Configured as Analog Pins on Reset
DEBUG = ON Enabled
DEBUG = OFF Disabled
XINST = OFF Disabled
XINST = ON Enabled
BBSIZ = 1024 1K words (2K bytes) Boot Block
BBSIZ = 2048 2K words (4K bytes) Boot Block
LVP = OFF Disabled
LVP = ON Enabled
STVREN = OFF Disabled
STVREN = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 93
![Page 100: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/100.jpg)
Configuration Settings
Code Protection Block 0:
Code Protection Block 1:
Code Protection Block 2:
Code Protection Block 3:
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Write Protection Block 2:
Write Protection Block 3:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CP2 = ON Enabled
CP2 = OFF Disabled
CP3 = ON Enabled
CP3 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRT2 = ON Enabled
WRT2 = OFF Disabled
WRT3 = ON Enabled
WRT3 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 94
![Page 101: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/101.jpg)
Configuration Settings
Table Read Protection Block 0:
Table Read Protection Block 1:
Table Read Protection Block 2:
Table Read Protection Block 3:
Boot Block Table Read Protection:
PIC18F2585
Oscillator Selection bits:
Fail-Safe Clock Monitor:
Internal External Osc. Switch:
Power-up Timer:
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
EBTR3 = ON Enabled
EBTR3 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC External RC with OSC2 as divide by 4 clock out
OSC = EC EC with OSC2 as divide by 4 clock out
OSC = ECIO EC with OSC2 as RA6
OSC = HSPLL HS with HW enabled 4xPLL
OSC = RCIO External RC with OSC2 as RA6
OSC = IRCIO67 Internal RC with OSC2 as RA6 and OSC1 as RA7
OSC = IRCIO7 Internal RC with OSC1 as RA7 and OSC2 as divide by 4 clock out
OSC = ERC1 External RC with OSC2 as divide by 4 clock out
OSC = ERC External RC with OSC2 as divide by 4 clock out
FCMENB = OFF Disabled
FCMENB = ON Enabled
IESOB = OFF Disabled
IESOB = ON Enabled
PWRT = ON Enabled
PWRT = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 95
![Page 102: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/102.jpg)
Configuration Settings
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
Watchdog Postscaler:
MCLR Enable:
Low Power Timer1 Oscillator:
PORTB Pins Configured for A/D:
BOR = OFF Disabled
BOR = SBORENCTRL Controlled by SBOREN
BOR = BOACTIVE Enabled whenever Part is Active - SBOREN Dis-abled
BOR = BOHW Enabled in HW, SBOREN Disabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 20 2.0V
WDT = OFF HW Disabled - SW Controlled
WDT = ON HW Enabled - SW Disabled
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF Disabled
MCLRE = ON Enabled
LPT1OSC = OFF Timer1 Low Power Oscillator Disabled
LPT1OSC = ON Timer1 Low Power Oscillator Active
PBADEN = OFF PORTB<4> and PORTB<1:0> Configured as Digital I/O Pins on Reset
PBADEN = ON PORTB<4> and PORTB<1:0> Configured as Analog Pins on Reset
© 2005 Microchip Technology Inc. DS51537D-page 96
![Page 103: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/103.jpg)
Configuration Settings
BackGround Debug:
Extended Instruction Set CPU:
Boot Block Size:
Low Voltage Programming:
Stack Overflow/Underflow Reset:
Code Protection Block 0:
Code Protection Block 1:
Code Protection Block 2:
Code Protection Block 3:
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
DEBUG = ON Enabled
DEBUG = OFF Disabled
XINST = OFF Disabled
XINST = ON Enabled
BBSIZ = 1024 1K words (2K bytes) Boot Block
BBSIZ = 2048 2K words (4K bytes) Boot Block
BBSIZ = 4096 4K words (8K bytes) Boot Block
LVP = OFF Disabled
LVP = ON Enabled
STVREN = OFF Disabled
STVREN = ON Enabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CP2 = ON Enabled
CP2 = OFF Disabled
CP3 = ON Enabled
CP3 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 97
![Page 104: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/104.jpg)
Configuration Settings
Write Protection Block 2:
Write Protection Block 3:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
Table Read Protection Block 2:
Table Read Protection Block 3:
Boot Block Table Read Protection:
PIC18F25J10
Background Debugger Enable:
Extended Instruction Set Enable:
WRT2 = ON Enabled
WRT2 = OFF Disabled
WRT3 = ON Enabled
WRT3 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
EBTR3 = ON Enabled
EBTR3 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
XINST = OFF Disabled
XINST = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 98
![Page 105: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/105.jpg)
Configuration Settings
Stack Overflow Reset:
Watchdog Timer:
Code Protection:
Fail-Safe Clock Monitor:
Internal/External Switch Over:
Default/Reset System Clock Select:
Oscillator Selection bits:
Watchdog Postscaler:
STVREN = OFF Disabled
STVREN = ON Enabled
WDTEN = OFF Disabled
WDTEN = ON Enabled
CP0 = ON Enabled
CP0 = OFF Disabled
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
FOSC2 = OFF When SCS1:SCS0 = 00, INTRC is the clock source
FOSC2 = ON When SCS1:SCS0 = 00, FOSC1:FOSC0 sets the clock source
FOSC = HS HS oscillator
FOSC = HSPLL HS oscillator, Software Controlled PLL
FOSC = EC External Clock
FOSC = ECPLL External Clock, Software Controlled PLL
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
© 2005 Microchip Technology Inc. DS51537D-page 99
![Page 106: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/106.jpg)
Configuration Settings
CCP2 MUX:
PIC18F2610
Oscillator Selection:
Fail-Safe Clock Monitor:
Internal External Osc. Switch Over:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
CCP2MX = ALTERNATE Multiplexed with RB3
CCP2MX = DEFAULT Multiplexed with RC1
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO6 EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO6 RC-OSC2 as RA6
OSC = INTIO67 INTRC-OSC2 as RA6, OSC1 as RA7
OSC = INTIO7 INTRC-OSC2 as Clock Out, OSC1 as RA7
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOREN = OFF Disabled
BOREN = ON Enabled
BOREN = NOSLP Enabled except Sleep, SBOREN Disabled
BOREN = SBORDIS Enabled, SBOREN Disabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 25 2.5V
WDT = OFF Disabled
WDT = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 100
![Page 107: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/107.jpg)
Configuration Settings
Watchdog Postscaler:
MCLR Enable:
PORTB A/D Enable:
CCP2 MUX:
Stack Overflow Reset:
Low Voltage ICSP:
Enhanced CPU Enable:
Background Debugger Enable:
Code Protection Block 0:
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF Disabled
MCLRE = ON Enabled
PBADEN = OFF PORTB<4:0> digital on Reset
PBADEN = ON PORTB<4:0> analog on Reset
CCP2MX = PORTBE Multiplexed with RB3
CCP2MX = PORTC Multiplexed with RC1
STVREN = OFF Disabled
STVREN = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
ENHCPU = OFF Disabled
ENHCPU = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 101
![Page 108: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/108.jpg)
Configuration Settings
Code Protection Block 1:
Code Protection Block 2:
Code Protection Block 3:
Boot Block Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Write Protection Block 2:
Write Protection Block 3:
Boot Block Write Protection:
Configuration Register Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
Table Read Protection Block 2:
CP1 = ON Enabled
CP1 = OFF Disabled
CP2 = ON Enabled
CP2 = OFF Disabled
CP3 = ON Enabled
CP3 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRT2 = ON Enabled
WRT2 = OFF Disabled
WRT3 = ON Enabled
WRT3 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 102
![Page 109: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/109.jpg)
Configuration Settings
Table Read Protection Block 3:
Boot Block Table Read Protection:
PIC18F2620
Oscillator Selection:
Fail-Safe Clock Monitor:
Internal External Osc. Switch Over:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
EBTR3 = ON Enabled
EBTR3 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO6 EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO6 RC-OSC2 as RA6
OSC = INTIO67 INTRC-OSC2 as RA6, OSC1 as RA7
OSC = INTIO7 INTRC-OSC2 as Clock Out, OSC1 as RA7
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOREN = OFF Disabled
BOREN = ON SBOREN Enabled
BOREN = NOSLP Enabled except Sleep, SBOREN Disabled
BOREN = SBORDIS Enabled, SBOREN Disabled
BORV = 46 Maximum
BORV = 43 High
BORV = 28 Low
BORV = 21 Minimum
WDT = OFF Disabled
WDT = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 103
![Page 110: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/110.jpg)
Configuration Settings
Watchdog Postscaler:
MCLR Enable:
T1 Oscillator Enable:
PORTB A/D Enable:
CCP2 MUX:
Stack Overflow Reset:
Low Voltage ICSP:
XINST Enable:
Background Debugger Enable:
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF Disabled
MCLRE = ON Enabled
LPT1OSC = OFF Disabled
LPT1OSC = ON Enabled
PBADEN = OFF PORTB<4:0> digital on Reset
PBADEN = ON PORTB<4:0> analog on Reset
CCP2MX = PORTBE Multiplexed with RB3
CCP2MX = PORTC Multiplexed with RC1
STVREN = OFF Disabled
STVREN = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
XINST = OFF Disabled
XINST = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 104
![Page 111: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/111.jpg)
Configuration Settings
Code Protection Block 0:
Code Protection Block 1:
Code Protection Block 2:
Code Protection Block 3:
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Write Protection Block 2:
Write Protection Block 3:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CP2 = ON Enabled
CP2 = OFF Disabled
CP3 = ON Enabled
CP3 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRT2 = ON Enabled
WRT2 = OFF Disabled
WRT3 = ON Enabled
WRT3 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 105
![Page 112: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/112.jpg)
Configuration Settings
Table Read Protection Block 0:
Table Read Protection Block 1:
Table Read Protection Block 2:
Table Read Protection Block 3:
Boot Block Table Read Protection:
PIC18F2680
Oscillator Selection bits:
Fail-Safe Clock Monitor:
Internal External Osc. Switch:
Power-up Timer:
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
EBTR3 = ON Enabled
EBTR3 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC External RC with OSC2 as divide by 4 clock out
OSC = EC EC with OSC2 as divide by 4 clock out
OSC = ECIO EC with OSC2 as RA6
OSC = HSPLL HS with HW enabled 4xPLL
OSC = RCIO External RC with OSC2 as RA6
OSC = IRCIO67 Internal RC with OSC2 as RA6 and OSC1 as RA7
OSC = IRCIO7 Internal RC with OSC1 as RA7 and OSC2 as divide by 4 clock out
OSC = ERC1 External RC with OSC2 as divide by 4 clock out
OSC = ERC External RC with OSC2 as divide by 4 clock out
FCMENB = OFF Disabled
FCMENB = ON Enabled
IESOB = OFF Disabled
IESOB = ON Enabled
PWRT = ON Enabled
PWRT = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 106
![Page 113: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/113.jpg)
Configuration Settings
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
Watchdog Postscaler:
MCLR Enable:
Low Power Timer1 Oscillator:
PORTB Pins Configured for A/D:
BOR = OFF Disabled
BOR = SBORENCTRL Controlled by SBOREN
BOR = BOACTIVE Enabled whenever Part is Active - SBOREN Dis-abled
BOR = BOHW Enabled in HW, SBOREN Disabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 20 2.0V
WDT = OFF HW Disabled - SW Controlled
WDT = ON HW Enabled - SW Disabled
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF Disabled
MCLRE = ON Enabled
LPT1OSC = OFF Timer1 Low Power Oscillator Disabled
LPT1OSC = ON Timer1 Low Power Oscillator Active
PBADEN = OFF PORTB<4> and PORTB<1:0> Configured as Digital I/O Pins on Reset
PBADEN = ON PORTB<4> and PORTB<1:0> Configured as Analog Pins on Reset
© 2005 Microchip Technology Inc. DS51537D-page 107
![Page 114: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/114.jpg)
Configuration Settings
BackGround Debug:
Extended Instruction Set CPU:
Boot Block Size:
Low Voltage Programming:
Stack Overflow/Underflow Reset:
Code Protection Block 0:
Code Protection Block 1:
Code Protection Block 2:
Code Protection Block 3:
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
DEBUG = ON Enabled
DEBUG = OFF Disabled
XINST = OFF Disabled
XINST = ON Enabled
BBSIZ = 1024 1K words (2K bytes) Boot Block
BBSIZ = 2048 2K words (4K bytes) Boot Block
BBSIZ = 4096 4K words (8K bytes) Boot Block
LVP = OFF Disabled
LVP = ON Enabled
STVREN = OFF Disabled
STVREN = ON Enabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CP2 = ON Enabled
CP2 = OFF Disabled
CP3 = ON Enabled
CP3 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 108
![Page 115: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/115.jpg)
Configuration Settings
Write Protection Block 2:
Write Protection Block 3:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
Table Read Protection Block 2:
Table Read Protection Block 3:
Boot Block Table Read Protection:
WRT2 = ON Enabled
WRT2 = OFF Disabled
WRT3 = ON Enabled
WRT3 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
EBTR3 = ON Enabled
EBTR3 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 109
![Page 116: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/116.jpg)
Configuration Settings
PIC18F4220
Oscillator Selection:
Fail-Safe Clock Monitor:
Internal External Switch Over mode:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
OSC = LP LP Oscillator
OSC = XT XT Oscillator
OSC = HS HS Oscillator
OSC = EC External Clock on OSC1, OSC2 as FOSC/4
OSC = ECIO External Clock on OSC1, OSC2 as RA6
OSC = HSPLL HS + PLL
OSC = RCIO External RC on OSC1, OSC2 as RA6
OSC = INTIO2 Internal RC, OSC1 as RA7, OSC2 as RA6
OSC = INTIO1 Internal RC, OSC1 as RA7, OSC2 as FOSC/4
OSC = RC External RC on OSC1, OSC2 as FOSC/4
FSCM = OFF Fail-Safe Clock Monitor disabled
FSCM = ON Fail-Safe Clock Monitor enabled
IESO = OFF Internal External Switch Over mode disabled
IESO = ON Internal External Switch Over mode enabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOR = OFF Disabled
BOR = ON Enabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 20 2.0V
WDT = OFF Disabled
WDT = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 110
![Page 117: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/117.jpg)
Configuration Settings
Watchdog Postscaler:
MCLR Enable:
PORTB A/D Enable:
CCP2 Pin Function:
Stack Full/Overflow Reset:
Low Voltage ICSP:
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF Disabled
MCLRE = ON Enabled
PBAD = DIG Digital
PBAD = ANA Analog
CCP2MX = B3 RB3
CCP2MX = OFF RB3
CCP2MX = C1 RC1
CCP2MX = ON RC1
STVR = OFF Disabled
STVR = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 111
![Page 118: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/118.jpg)
Configuration Settings
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
Boot Block Table Read Protection:
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 112
![Page 119: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/119.jpg)
Configuration Settings
PIC18F4221
Oscillator Selection:
Fail-Safe Clock Monitor:
Internal External Osc. Switch Over:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
OSC = LP LP Oscillator
OSC = XT XT Oscillator
OSC = HS HS Oscillator
OSC = EC External Clock on OSC1, OSC2 as FOSC/4
OSC = ECIO External Clock on OSC1, OSC2 as RA6
OSC = HSPLL HS + PLL
OSC = RCIO External RC on OSC1, OSC2 as RA6
OSC = INTIO2 Internal RC, OSC1 as RA7, OSC2 as RA6
OSC = INTIO1 Internal RC, OSC1 as RA7, OSC2 as FOSC/4
OSC = RC External RC on OSC1, OSC2 as FOSC/4
FSCM = OFF Disabled
FSCM = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOR = OFF Disabled Always
BOR = SOFT Enabled by SBOREN
BOR = NOSLP Enabled except in Sleep
BOR = ON Enabled Always
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 20 2.0V
WDT = OFF Disabled
WDT = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 113
![Page 120: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/120.jpg)
Configuration Settings
Watchdog Postscaler:
MCLR Enable:
T1 Oscillator Enable:
PORTB A/D Enable:
CCP2 MUX:
Stack Overflow Reset:
Low Voltage ICSP:
ICD Port Enable:
Boot Block Size:
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF Disabled
MCLRE = ON Enabled
LPT1OSC = HIGH High Power - High Noise Immunity
LPT1OSC = LOW Low Power - Low Noise Immunity
PBAD = DIG PORTB<4:0> digital on Reset
PBAD = ANA PORTB<4:0> analog on Reset
CCP2MX = RB3 Multiplexed with RB3
CCP2MX = RC1 Multiplexed with RC1
STVREN = OFF Disabled
STVREN = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
ICPORT = OFF Disabled
ICPORT = ON Enabled
BBSIZ = BB256 256 Word
BBSIZ = BB512 512 Word
© 2005 Microchip Technology Inc. DS51537D-page 114
![Page 121: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/121.jpg)
Configuration Settings
XINST Enable:
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
Code Protect - Boot Block:
Code Protect - Data EEPROM:
Write Protection Block 0:
Write Protection Block 1:
Configuration Register Write Protection:
Boot Block Write Protection :
Data EEPROM Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
XINST = OFF Disabled
XINST = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Protected
CP0 = OFF Open
CP1 = ON Protected
CP1 = OFF Open
CPB = ON Protected
CPB = OFF Open
CPD = ON Protected
CPD = OFF Open
WRT0 = ON Protected
WRT0 = OFF Open
WRT1 = ON Protected
WRT1 = OFF Open
WRTC = ON Protected
WRTC = OFF Open
WRTB = ON Protected
WRTB = OFF Open
WRTD = ON Protected
WRTD = OFF Open
EBTR0 = ON Protected
EBTR0 = OFF Open
EBTR1 = ON Protected
EBTR1 = OFF Open
© 2005 Microchip Technology Inc. DS51537D-page 115
![Page 122: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/122.jpg)
Configuration Settings
Boot Block Table Read Protection:
PIC18F4320
Oscillator Selection:
Fail-Safe Clock Monitor:
Internal External Switch Over mode:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
EBTRB = ON Protected
EBTRB = OFF Open
OSC = LP LP Oscillator
OSC = XT XT Oscillator
OSC = HS HS Oscillator
OSC = EC External Clock on OSC1, OSC2 as FOSC/4
OSC = ECIO External Clock on OSC1, OSC2 as RA6
OSC = HSPLL HS + PLL
OSC = RCIO External RC on OSC1, OSC2 as RA6
OSC = INTIO2 Internal RC, OSC1 as RA7, OSC2 as RA6
OSC = INTIO1 Internal RC, OSC1 as RA7, OSC2 as FOSC/4
OSC = RC External RC on OSC1, OSC2 as FOSC/4
FSCM = OFF Fail-Safe Clock Monitor disabled
FSCM = ON Fail-Safe Clock Monitor enabled
IESO = OFF Internal External Switch Over mode disabled
IESO = ON Internal External Switch Over mode enabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOR = OFF Disabled
BOR = ON Enabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 20 2.0V
WDT = OFF Disabled
WDT = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 116
![Page 123: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/123.jpg)
Configuration Settings
Watchdog Postscaler:
MCLR Enable:
PORTB A/D Enable:
CCP2 Pin Function:
Stack Full/Overflow Reset:
Low Voltage ICSP:
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF Disabled
MCLRE = ON Enabled
PBAD = DIG Digital
PBAD = ANA Analog
CCP2MX = B3 RB3
CCP2MX = OFF RB3
CCP2MX = C1 RC1
CCP2MX = ON RC1
STVR = OFF Disabled
STVR = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 117
![Page 124: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/124.jpg)
Configuration Settings
Code Protection Block 2:
Code Protection Block 3:
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Write Protection Block 2:
Write Protection Block 3:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
CP2 = ON Enabled
CP2 = OFF Disabled
CP3 = ON Enabled
CP3 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRT2 = ON Enabled
WRT2 = OFF Disabled
WRT3 = ON Enabled
WRT3 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 118
![Page 125: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/125.jpg)
Configuration Settings
Table Read Protection Block 2:
Table Read Protection Block 3:
Boot Block Table Read Protection:
PIC18F4321
Oscillator Selection:
Fail-Safe Clock Monitor:
Internal External Osc. Switch Over:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
EBTR3 = ON Enabled
EBTR3 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
OSC = LP LP Oscillator
OSC = XT XT Oscillator
OSC = HS HS Oscillator
OSC = EC External Clock on OSC1, OSC2 as FOSC/4
OSC = ECIO External Clock on OSC1, OSC2 as RA6
OSC = HSPLL HS + PLL
OSC = RCIO External RC on OSC1, OSC2 as RA6
OSC = INTIO2 Internal RC, OSC1 as RA7, OSC2 as RA6
OSC = INTIO1 Internal RC, OSC1 as RA7, OSC2 as FOSC/4
OSC = RC External RC on OSC1, OSC2 as FOSC/4
FSCM = OFF Disabled
FSCM = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOR = OFF Disabled Always
BOR = SOFT Enabled by SBOREN
BOR = NOSLP Enabled except in Sleep
BOR = ON Enabled Always
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 20 2.0V
© 2005 Microchip Technology Inc. DS51537D-page 119
![Page 126: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/126.jpg)
Configuration Settings
Watchdog Timer:
Watchdog Postscaler:
MCLR Enable:
T1 Oscillator Enable:
PORTB A/D Enable:
CCP2 MUX:
Stack Overflow Reset:
Low Voltage ICSP:
ICD Port Enable:
WDT = OFF Disabled
WDT = ON Enabled
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF Disabled
MCLRE = ON Enabled
LPT1OSC = HIGH High Power - High Noise Immunity
LPT1OSC = LOW Low Power - Low Noise Immunity
PBAD = DIG PORTB<4:0> digital on Reset
PBAD = ANA PORTB<4:0> analog on Reset
CCP2MX = RB3 Multiplexed with RB3
CCP2MX = RC1 Multiplexed with RC1
STVREN = OFF Disabled
STVREN = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
ICPORT = OFF Disabled
ICPORT = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 120
![Page 127: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/127.jpg)
Configuration Settings
Boot Block Size:
XINST Enable:
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
Code Protect - Boot Block:
Code Protect - Data EEPROM:
Write Protection Block 0:
Write Protection Block 1:
Configuration Register Write Protection:
Boot Block Write Protection :
Data EEPROM Write Protection:
Table Read Protection Block 0:
BBSIZ = BB256 256 Word
BBSIZ = BB512 512 Word
BBSIZ = BB1K 1024 Word
XINST = OFF Disabled
XINST = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Protected
CP0 = OFF Open
CP1 = ON Protected
CP1 = OFF Open
CPB = ON Protected
CPB = OFF Open
CPD = ON Protected
CPD = OFF Open
WRT0 = ON Protected
WRT0 = OFF Open
WRT1 = ON Protected
WRT1 = OFF Open
WRTC = ON Protected
WRTC = OFF Open
WRTB = ON Protected
WRTB = OFF Open
WRTD = ON Protected
WRTD = OFF Open
EBTR0 = ON Protected
EBTR0 = OFF Open
© 2005 Microchip Technology Inc. DS51537D-page 121
![Page 128: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/128.jpg)
Configuration Settings
Table Read Protection Block 1:
Boot Block Table Read Protection:
PIC18F4331
Oscillator Selection:
Fail-Safe Clock Monitor Enable:
Internal/External Switch-Over:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
EBTR1 = ON Protected
EBTR1 = OFF Open
EBTRB = ON Protected
EBTRB = OFF Open
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC2 External RC, RA6 is CLKOUT
OSC = EC EC, RA6 is CLKOUT
OSC = ECIO EC, RA6 is I/O
OSC = HSPLL HS-PLL Enabled
OSC = RCIO External RC, RA6 is I/O
OSC = IRCIO Internal RC, RA6 & RA7 are I/O
OSC = IRC Internal RC, RA6 is CLKOUT, RA7 is I/O
OSC = RC1 External RC, RA6 is CLKOUT
OSC = RC External RC, RA6 is CLKOUT
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
PWRTEN = ON Enabled
PWRTEN = OFF Disabled
BOREN = OFF Disabled
BOREN = ON Enabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 20 2.0V
WDTEN = OFF Disabled
WDTEN = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 122
![Page 129: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/129.jpg)
Configuration Settings
Watchdog Timer Enable Window:
Watchdog Postscaler:
Timer1 Oscillator MUX:
High-Side Transistors Polarity:
Low-Side Transistors Polarity:
PWM output pins Reset state control:
MCLR Enable:
External clock MUX bit:
PWM4 MUX bit:
WINEN = ON Enabled
WINEN = OFF Disabled
WDPS = 1 1:1
WDPS = 2 1:2
WDPS = 4 1:4
WDPS = 8 1:8
WDPS = 16 1:16
WDPS = 32 1:32
WDPS = 64 1:64
WDPS = 128 1:128
WDPS = 256 1:256
WDPS = 512 1:512
WDPS = 1024 1:1024
WDPS = 2048 1:2048
WDPS = 4096 1:4096
WDPS = 8192 1:8192
WDPS = 16384 1:16384
WDPS = 32768 1:32768
T1OSCMX = OFF Active
T1OSCMX = ON Inactive
HPOL = LOW Active low
HPOL = HIGH Active high
LPOL = LOW Active low
LPOL = HIGH Active high
PWMPIN = ON Enabled
PWMPIN = OFF Disabled
MCLRE = OFF Disabled
MCLRE = ON Enabled
EXCLKMX = RD0 Multiplexed with RD0
EXCLKMX = RC3 Multiplexed with RC3
PWM4MX = RD5 Multiplexed with RD5
PWM4MX = RB5 Multiplexed with RB5
© 2005 Microchip Technology Inc. DS51537D-page 123
![Page 130: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/130.jpg)
Configuration Settings
SSP I/O MUX bit:
FLTA MUX bit:
Stack Overflow Reset:
Low Voltage Programming:
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
Code Protection Block 2:
Code Protection Block 3:
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
SSPMX = RD1 SDO output is multiplexed with RD1
SSPMX = RC7 SD0 output is multiplexed with RC7
FLTAMX = RD4 Multiplexed with RD4
FLTAMX = RC1 Multiplexed with RC1
STVREN = OFF Disabled
STVREN = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CP2 = ON Enabled
CP2 = OFF Disabled
CP3 = ON Enabled
CP3 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 124
![Page 131: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/131.jpg)
Configuration Settings
Write Protection Block 2:
Write Protection Block 3:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
Table Read Protection Block 2:
Table Read Protection Block 3:
Boot Block Table Read Protection:
WRT2 = ON Enabled
WRT2 = OFF Disabled
WRT3 = ON Enabled
WRT3 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
EBTR3 = ON Enabled
EBTR3 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 125
![Page 132: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/132.jpg)
Configuration Settings
PIC18F4410
Oscillator Selection:
Fail-Safe Clock Monitor:
Internal External Osc. Switch Over:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO6 EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO6 RC-OSC2 as RA6
OSC = INTIO67 INTRC-OSC2 as RA6, OSC1 as RA7
OSC = INTIO7 INTRC-OSC2 as Clock Out, OSC1 as RA7
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOREN = OFF Disabled
BOREN = ON Enabled
BOREN = NOSLP Enabled except Sleep, SBOREN Disabled
BOREN = SBORDIS Enabled, SBOREN Disabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 25 2.5V
WDT = OFF Disabled
WDT = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 126
![Page 133: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/133.jpg)
Configuration Settings
Watchdog Postscaler:
MCLR Enable:
PORTB A/D Enable:
CCP2 MUX:
Stack Overflow Reset:
Low Voltage ICSP:
Enhanced CPU Enable:
Background Debugger Enable:
Code Protection Block 0:
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF Disabled
MCLRE = ON Enabled
PBADEN = OFF PORTB<4:0> digital on Reset
PBADEN = ON PORTB<4:0> analog on Reset
CCP2MX = PORTBE Multiplexed with RB3
CCP2MX = PORTC Multiplexed with RC1
STVREN = OFF Disabled
STVREN = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
ENHCPU = OFF Disabled
ENHCPU = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 127
![Page 134: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/134.jpg)
Configuration Settings
Code Protection Block 1:
Boot Block Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Boot Block Write Protection:
Configuration Register Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
Boot Block Table Read Protection:
PIC18F442
Oscillator Selection:
Osc. Switch Enable:
CP1 = ON Enabled
CP1 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO RC-OSC2 as RA6
OSCS = ON Enabled
OSCS = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 128
![Page 135: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/135.jpg)
Configuration Settings
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
Watchdog Postscaler:
CCP2 MUX:
Stack Overflow Reset:
Low Voltage ICSP:
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
PWRT = ON Enabled
PWRT = OFF Disabled
BOR = OFF Disabled
BOR = ON Enabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 25 2.5V
WDT = OFF Disabled
WDT = ON Enabled
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
CCP2MUX = OFF Disable (RB3)
CCP2MUX = ON Enable (RC1)
STVR = OFF Disabled
STVR = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 129
![Page 136: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/136.jpg)
Configuration Settings
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
Boot Block Table Read Protection:
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 130
![Page 137: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/137.jpg)
Configuration Settings
PIC18F4420
Oscillator Selection:
Fail-Safe Clock Monitor:
Internal External Osc. Switch Over:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO6 EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO6 RC-OSC2 as RA6
OSC = INTIO67 INTRC-OSC2 as RA6, OSC1 as RA7
OSC = INTIO7 INTRC-OSC2 as Clock Out, OSC1 as RA7
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOREN = OFF Disabled
BOREN = ON Enabled
BOREN = NOSLP Enabled except Sleep, SBOREN Disabled
BOREN = SBORDIS Enabled, SBOREN Disabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 25 2.5V
WDT = OFF Disabled
WDT = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 131
![Page 138: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/138.jpg)
Configuration Settings
Watchdog Postscaler:
MCLR Enable:
PORTB A/D Enable:
CCP2 MUX:
Stack Overflow Reset:
Low Voltage ICSP:
Enhanced CPU Enable:
Background Debugger Enable:
Code Protection Block 0:
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF Disabled
MCLRE = ON Enabled
PBADEN = OFF PORTB<4:0> digital on Reset
PBADEN = ON PORTB<4:0> analog on Reset
CCP2MX = PORTBE Multiplexed with RB3
CCP2MX = PORTC Multiplexed with RC1
STVREN = OFF Disabled
STVREN = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
ENHCPU = OFF Disabled
ENHCPU = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 132
![Page 139: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/139.jpg)
Configuration Settings
Code Protection Block 1:
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
Boot Block Table Read Protection:
CP1 = ON Enabled
CP1 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 133
![Page 140: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/140.jpg)
Configuration Settings
PIC18F4431
Oscillator Selection:
Fail-Safe Clock Monitor Enable:
Internal/External Switch-Over:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
Watchdog Timer Enable Window:
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC2 External RC, RA6 is CLKOUT
OSC = EC EC, RA6 is CLKOUT
OSC = ECIO EC, RA6 is I/O
OSC = HSPLL HS-PLL Enabled
OSC = RCIO External RC, RA6 is I/O
OSC = IRCIO Internal RC, RA6 & RA7 are I/O
OSC = IRC Internal RC, RA6 is CLKOUT, RA7 is I/O
OSC = RC1 External RC, RA6 is CLKOUT
OSC = RC External RC, RA6 is CLKOUT
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
PWRTEN = ON Enabled
PWRTEN = OFF Disabled
BOREN = OFF Disabled
BOREN = ON Enabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 20 2.0V
WDTEN = OFF Disabled
WDTEN = ON Enabled
WINEN = ON Enabled
WINEN = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 134
![Page 141: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/141.jpg)
Configuration Settings
Watchdog Postscaler:
Timer1 Oscillator MUX:
High-Side Transistors Polarity:
Low-Side Transistors Polarity:
PWM output pins Reset state control:
MCLR Enable:
External clock MUX bit:
PWM4 MUX bit:
SSP I/O MUX bit:
WDPS = 1 1:1
WDPS = 2 1:2
WDPS = 4 1:4
WDPS = 8 1:8
WDPS = 16 1:16
WDPS = 32 1:32
WDPS = 64 1:64
WDPS = 128 1:128
WDPS = 256 1:256
WDPS = 512 1:512
WDPS = 1024 1:1024
WDPS = 2048 1:2048
WDPS = 4096 1:4096
WDPS = 8192 1:8192
WDPS = 16384 1:16384
WDPS = 32768 1:32768
T1OSCMX = OFF Active
T1OSCMX = ON Inactive
HPOL = LOW Active low
HPOL = HIGH Active high
LPOL = LOW Active low
LPOL = HIGH Active high
PWMPIN = ON Enabled
PWMPIN = OFF Disabled
MCLRE = OFF Disabled
MCLRE = ON Enabled
EXCLKMX = RD0 Multiplexed with RD0
EXCLKMX = RC3 Multiplexed with RC3
PWM4MX = RD5 Multiplexed with RD5
PWM4MX = RB5 Multiplexed with RB5
SSPMX = RD1 SDO output is multiplexed with RD1
SSPMX = RC7 SD0 output is multiplexed with RC7
© 2005 Microchip Technology Inc. DS51537D-page 135
![Page 142: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/142.jpg)
Configuration Settings
FLTA MUX bit:
Stack Overflow Reset:
Low Voltage Programming:
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
Code Protection Block 2:
Code Protection Block 3:
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Write Protection Block 2:
FLTAMX = RD4 Multiplexed with RD4
FLTAMX = RC1 Multiplexed with RC1
STVREN = OFF Disabled
STVREN = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CP2 = ON Enabled
CP2 = OFF Disabled
CP3 = ON Enabled
CP3 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRT2 = ON Enabled
WRT2 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 136
![Page 143: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/143.jpg)
Configuration Settings
Write Protection Block 3:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
Table Read Protection Block 2:
Table Read Protection Block 3:
Boot Block Table Read Protection:
PIC18F4439
Oscillator Selection:
Power-up Timer:
WRT3 = ON Enabled
WRT3 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
EBTR3 = ON Enabled
EBTR3 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO RC-OSC2 as RA6
PWRT = ON Enabled
PWRT = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 137
![Page 144: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/144.jpg)
Configuration Settings
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
Watchdog Postscaler:
Stack Overflow Reset:
Low Voltage ICSP:
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
Boot Block Code Protection:
Data EEPROM Code Protection:
BOR = OFF Disabled
BOR = ON Enabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 25 2.5V
WDT = OFF Disabled
WDT = ON Enabled
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
STVR = OFF Disabled
STVR = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 138
![Page 145: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/145.jpg)
Configuration Settings
Write Protection Block 0:
Write Protection Block 1:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
Boot Block Table Read Protection:
PIC18F4450
96 MHz PLL Prescaler:
CPU System Clock Postscaler:
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
PLLDIV = 1 No divide (4 MHz input)
PLLDIV = 2 Divide by 2 (8 MHz input)
PLLDIV = 3 Divide by 3 (12 MHz input)
PLLDIV = 4 Divide by 4 (16 MHz input)
PLLDIV = 5 Divide by 5 (20 MHz input)
PLLDIV = 6 Divide by 6 (24 MHz input)
PLLDIV = 10 Divide by 10 (40 MHz input)
PLLDIV = 12 Divide by 12 (48 MHz input)
CPUDIV = OSC1_PLL2 [OSC1/OSC2 Src: /1][96 MHz PLL Src: /2]
CPUDIV = OSC2_PLL3 [OSC1/OSC2 Src: /2][96 MHz PLL Src: /3]
CPUDIV = OSC3_PLL4 [OSC1/OSC2 Src: /3][96 MHz PLL Src: /4]
CPUDIV = OSC4_PLL6 [OSC1/OSC2 Src: /4][96 MHz PLL Src: /6]
© 2005 Microchip Technology Inc. DS51537D-page 139
![Page 146: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/146.jpg)
Configuration Settings
Full-Speed USB Clock Source Selection:
Oscillator Selection bits:
Fail-Safe Clock Monitor:
Internal/External Switch Over:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
USB Voltage Regulator Enable:
USBDIV = 1 Clock source from OSC1/OSC2
USBDIV = 2 Clock source from 96 MHz PLL/2
FOSC = XT_XT XT oscillator, XT used by USB
FOSC = XTPLL_XT XT oscillator, PLL enabled, XT used by USB
FOSC = ECIO_EC External clock, port function on RA6, EC used by USB
FOSC = EC_EC External clock, CLKOUT on RA6, EC used by USB
FOSC = ECPLLIO_EC External clock, PLL enabled, port function on RA6, EC used by USB
FOSC = ECPLL_EC External clock, PLL enabled, CLKOUT on RA6, EC used by USB
FOSC = INTOSCIO_EC Internal oscillator, port function on RA6, EC used by USB
FOSC = INTOSC_EC Internal oscillator, CLKOUT on RA6, EC used by USB
FOSC = INTOSC_XT Internal oscillator, XT used by USB
FOSC = INTOSC_HS Internal oscillator, HS used by USB
FOSC = HS HS oscillator, HS used by USB
FOSC = HSPLL_HS HS oscillator, PLL enabled, HS used by USB
FCMEM = OFF Disabled
FCMEM = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOR = OFF Disabled
BOR = SOFT Controlled by SBOREN
BOR = ON_ACTIVE Enabled when the device is not in Sleep, SBOREN bit is disabled
BOR = ON Enabled, SBOREN bit is disabled
BORV = 46 4.6V
BORV = 43 4.3V
BORV = 28 2.8V
BORV = 21 2.1V
VREGEN = OFF Disabled
VREGEN = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 140
![Page 147: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/147.jpg)
Configuration Settings
Watchdog Timer:
Watchdog Postscaler:
MCLR Enable:
Low Power Timer1 Oscillator Enable:
PORTB A/D Enable:
Stack Overflow Reset:
Low Voltage ICSP:
Boot Block Size Select Bit:
Dedicated In-Circuit Debug/Programming Enable:
WDT = OFF HW Disabled - SW Controlled
WDT = ON HW Enabled - SW Disabled
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF Disabled
MCLRE = ON Enabled
LPT1OSC = OFF Timer1 oscillator configured for high power
LPT1OSC = ON Timer1 oscillator configured for low power
PBADEN = OFF PORTB<4:0> pins are configured as digital I/O on Reset
PBADEN = ON PORTB<4:0> pins are configured as analog input on Reset
STVREN = OFF Disabled
STVREN = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
BBSIZ = BB2K 2KW Boot Block Size
BBSIZ = BB1K 1KW Boot Block Size
ICPRT = OFF Disabled
ICPRT = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 141
![Page 148: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/148.jpg)
Configuration Settings
Extended Instruction Set Enable:
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
Boot Block Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Boot Block Write Protection:
Configuration Register Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
Boot Block Table Read Protection:
XINST = OFF Disabled
XINST = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 142
![Page 149: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/149.jpg)
Configuration Settings
PIC18F4455
96 MHz PLL Prescaler:
CPU System Clock Postscaler:
Full-Speed USB Clock Source Selection:
Oscillator Selection bits:
Fail-Safe Clock Monitor:
Internal/External Switch Over:
PLLDIV = 1 No divide (4 MHz input)
PLLDIV = 2 Divide by 2 (8 MHz input)
PLLDIV = 3 Divide by 3 (12 MHz input)
PLLDIV = 4 Divide by 4 (16 MHz input)
PLLDIV = 5 Divide by 5 (20 MHz input)
PLLDIV = 6 Divide by 6 (24 MHz input)
PLLDIV = 10 Divide by 10 (40 MHz input)
PLLDIV = 12 Divide by 12 (48 MHz input)
CPUDIV = OSC1_PLL2 [OSC1/OSC2 Src: /1][96 MHz PLL Src: /2]
CPUDIV = OSC2_PLL3 [OSC1/OSC2 Src: /2][96 MHz PLL Src: /3]
CPUDIV = OSC3_PLL4 [OSC1/OSC2 Src: /3][96 MHz PLL Src: /4]
CPUDIV = OSC4_PLL6 [OSC1/OSC2 Src: /4][96 MHz PLL Src: /6]
USBDIV = 1 Clock source from OSC1/OSC2
USBDIV = 2 Clock source from 96 MHz PLL/2
FOSC = XT_XT XT oscillator, XT used by USB
FOSC = XTPLL_XT XT oscillator, PLL enabled, XT used by USB
FOSC = ECIO_EC External clock, port function on RA6, EC used by USB
FOSC = EC_EC External clock, CLKOUT on RA6, EC used by USB
FOSC = ECPLLIO_EC External clock, PLL enabled, port function on RA6, EC used by USB
FOSC = ECPLL_EC External clock, PLL enabled, CLKOUT on RA6, EC used by USB
FOSC = INTOSCIO_EC Internal oscillator, port function on RA6, EC used by USB
FOSC = INTOSC_EC Internal oscillator, CLKOUT on RA6, EC used by USB
FOSC = INTOSC_XT Internal oscillator, XT used by USB
FOSC = INTOSC_HS Internal oscillator, HS used by USB
FOSC = HS HS oscillator, HS used by USB
FOSC = HSPLL_HS HS oscillator, PLL enabled, HS used by USB
FCMEM = OFF Disabled
FCMEM = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 143
![Page 150: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/150.jpg)
Configuration Settings
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
USB Voltage Regulator Enable:
Watchdog Timer:
Watchdog Postscaler:
MCLR Enable:
Low Power Timer1 Oscillator Enable:
PWRT = ON Enabled
PWRT = OFF Disabled
BOR = OFF Disabled
BOR = SOFT Controlled by SBOREN
BOR = ON_ACTIVE Enabled when the device is not in Sleep, SBOREN bit is disabled
BOR = ON Enabled, SBOREN bit is disabled
BORV = 46 4.6V
BORV = 43 4.3V
BORV = 28 2.8V
BORV = 21 2.1V
VREGEN = OFF Disabled
VREGEN = ON Enabled
WDT = OFF HW Disabled - SW Controlled
WDT = ON HW Enabled - SW Disabled
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF Disabled
MCLRE = ON Enabled
LPT1OSC = OFF Timer1 oscillator configured for high power
LPT1OSC = ON Timer1 oscillator configured for low power
© 2005 Microchip Technology Inc. DS51537D-page 144
![Page 151: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/151.jpg)
Configuration Settings
PORTB A/D Enable:
CCP2 MUX bit:
Stack Overflow Reset:
Low Voltage ICSP:
Dedicated In-Circuit Debug/Programming Enable:
Extended Instruction Set Enable:
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
Code Protection Block 2:
Code Protection Block 3:
Boot Block Code Protection:
Data EEPROM Code Protection:
PBADEN = OFF PORTB<4:0> pins are configured as digital I/O on Reset
PBADEN = ON PORTB<4:0> pins are configured as analog input on Reset
CCP2MX = OFF CCP2 input/output is multiplexed with RB3
CCP2MX = ON CCP2 input/output is multiplexed with RC1
STVREN = OFF Disabled
STVREN = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
ICPRT = OFF Disabled
ICPRT = ON Enabled
XINST = OFF Disabled
XINST = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CP2 = ON Enabled
CP2 = OFF Disabled
CP3 = ON Enabled
CP3 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 145
![Page 152: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/152.jpg)
Configuration Settings
Write Protection Block 0:
Write Protection Block 1:
Write Protection Block 2:
Write Protection Block 3:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
Table Read Protection Block 2:
Table Read Protection Block 3:
Boot Block Table Read Protection:
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRT2 = ON Enabled
WRT2 = OFF Disabled
WRT3 = ON Enabled
WRT3 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
EBTR3 = ON Enabled
EBTR3 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 146
![Page 153: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/153.jpg)
Configuration Settings
PIC18F448
Oscillator Selection:
Osc. Switch Enable:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
Watchdog Postscaler:
Stack Overflow Reset:
Low Voltage ICSP:
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO RC-OSC2 as RA6
OSCS = ON Enabled
OSCS = OFF Disabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOR = OFF Disabled
BOR = ON Enabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 20 2.0V
WDT = OFF Disabled
WDT = ON Enabled
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
STVR = OFF Disabled
STVR = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 147
![Page 154: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/154.jpg)
Configuration Settings
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
Boot Block Table Read Protection:
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 148
![Page 155: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/155.jpg)
Configuration Settings
PIC18F4480
Oscillator Selection bits:
Fail-Safe Clock Monitor:
Internal External Osc. Switch:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC External RC with OSC2 as divide by 4 clock out
OSC = EC EC with OSC2 as divide by 4 clock out
OSC = ECIO EC with OSC2 as RA6
OSC = HSPLL HS with HW enabled 4xPLL
OSC = RCIO External RC with OSC2 as RA6
OSC = IRCIO67 Internal RC with OSC2 as RA6 and OSC1 as RA7
OSC = IRCIO7 Internal RC with OSC1 as RA7 and OSC2 as divide by 4 clock out
OSC = ERC1 External RC with OSC2 as divide by 4 clock out
OSC = ERC External RC with OSC2 as divide by 4 clock out
FCMENB = OFF Disabled
FCMENB = ON Enabled
IESOB = OFF Disabled
IESOB = ON Enabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOR = OFF Disabled
BOR = SBORENCTRL Controlled by SBOREN
BOR = BOACTIVE Enabled whenever Part is Active - SBOREN Dis-abled
BOR = BOHW Enabled in HW, SBOREN Disabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 20 2.0V
WDT = OFF HW Disabled - SW Controlled
WDT = ON HW Enabled - SW Disabled
© 2005 Microchip Technology Inc. DS51537D-page 149
![Page 156: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/156.jpg)
Configuration Settings
Watchdog Postscaler:
MCLR Enable:
Low Power Timer1 Oscillator:
PORTB Pins Configured for A/D:
BackGround Debug:
Extended Instruction Set CPU:
Boot Block Size:
Low Voltage Programming:
Stack Overflow/Underflow Reset:
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF Disabled
MCLRE = ON Enabled
LPT1OSC = OFF Timer1 Low Power Oscillator Disabled
LPT1OSC = ON Timer1 Low Power Oscillator Active
PBADEN = OFF PORTB<4> and PORTB<1:0> Configured as Digital I/O Pins on Reset
PBADEN = ON PORTB<4> and PORTB<1:0> Configured as Analog Pins on Reset
DEBUG = ON Enabled
DEBUG = OFF Disabled
XINST = OFF Disabled
XINST = ON Enabled
BBSIZ = 1024 1K words (2K bytes) Boot Block
BBSIZ = 2048 2K words (4K bytes) Boot Block
LVP = OFF Disabled
LVP = ON Enabled
STVREN = OFF Disabled
STVREN = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 150
![Page 157: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/157.jpg)
Configuration Settings
Code Protection Block 0:
Code Protection Block 1:
Code Protection Block 2:
Code Protection Block 3:
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Write Protection Block 2:
Write Protection Block 3:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CP2 = ON Enabled
CP2 = OFF Disabled
CP3 = ON Enabled
CP3 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRT2 = ON Enabled
WRT2 = OFF Disabled
WRT3 = ON Enabled
WRT3 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 151
![Page 158: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/158.jpg)
Configuration Settings
Table Read Protection Block 0:
Table Read Protection Block 1:
Table Read Protection Block 2:
Table Read Protection Block 3:
Boot Block Table Read Protection:
PIC18F44J10
Background Debugger Enable:
Extended Instruction Set Enable:
Stack Overflow Reset:
Watchdog Timer:
Code Protection:
Fail-Safe Clock Monitor:
Internal/External Switch Over:
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
EBTR3 = ON Enabled
EBTR3 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
XINST = OFF Disabled
XINST = ON Enabled
STVREN = OFF Disabled
STVREN = ON Enabled
WDTEN = OFF Disabled
WDTEN = ON Enabled
CP0 = ON Enabled
CP0 = OFF Disabled
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 152
![Page 159: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/159.jpg)
Configuration Settings
Default/Reset System Clock Select:
Oscillator Selection bits:
Watchdog Postscaler:
CCP2 MUX:
PIC18F4510
Oscillator Selection:
Fail-Safe Clock Monitor:
FOSC2 = OFF When SCS1:SCS0 = 00, INTRC is the clock source
FOSC2 = ON When SCS1:SCS0 = 00, FOSC1:FOSC0 sets the clock source
FOSC = HS HS oscillator
FOSC = HSPLL HS oscillator, Software Controlled PLL
FOSC = EC External Clock
FOSC = ECPLL External Clock, Software Controlled PLL
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
CCP2MX = ALTERNATE Multiplexed with RB3
CCP2MX = DEFAULT Multiplexed with RC1
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO6 EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO6 RC-OSC2 as RA6
OSC = INTIO67 INTRC-OSC2 as RA6, OSC1 as RA7
OSC = INTIO7 INTRC-OSC2 as Clock Out, OSC1 as RA7
FCMEN = OFF Disabled
FCMEN = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 153
![Page 160: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/160.jpg)
Configuration Settings
Internal External Osc. Switch Over:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
Watchdog Postscaler:
MCLR Enable:
T1 Oscillator Enable:
IESO = OFF Disabled
IESO = ON Enabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOREN = OFF Disabled
BOREN = ON SBOREN Enabled
BOREN = NOSLP Enabled except Sleep, SBOREN Disabled
BOREN = SBORDIS Enabled, SBOREN Disabled
BORV = 46 4.6V
BORV = 43 4.3V
BORV = 28 2.8V
BORV = 21 2.1V
WDT = OFF Disabled
WDT = ON Enabled
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF Disabled
MCLRE = ON Enabled
LPT1OSC = OFF Disabled
LPT1OSC = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 154
![Page 161: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/161.jpg)
Configuration Settings
PORTB A/D Enable:
CCP2 MUX:
Stack Overflow Reset:
Low Voltage ICSP:
XINST Enable:
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
Code Protection Block 2:
Code Protection Block 3:
Boot Block Code Protection:
Write Protection Block 0:
Write Protection Block 1:
PBADEN = OFF PORTB<4:0> digital on Reset
PBADEN = ON PORTB<4:0> analog on Reset
CCP2MX = PORTBE Multiplexed with RB3
CCP2MX = PORTC Multiplexed with RC1
STVREN = OFF Disabled
STVREN = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
XINST = OFF Disabled
XINST = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CP2 = ON Enabled
CP2 = OFF Disabled
CP3 = ON Enabled
CP3 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 155
![Page 162: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/162.jpg)
Configuration Settings
Write Protection Block 2:
Write Protection Block 3:
Boot Block Write Protection:
Configuration Register Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
Table Read Protection Block 2:
Table Read Protection Block 3:
Boot Block Table Read Protection:
PIC18F4515
Oscillator Selection:
WRT2 = ON Enabled
WRT2 = OFF Disabled
WRT3 = ON Enabled
WRT3 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
EBTR3 = ON Enabled
EBTR3 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO6 EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO6 RC-OSC2 as RA6
OSC = INTIO67 INTRC-OSC2 as RA6, OSC1 as RA7
OSC = INTIO7 INTRC-OSC2 as Clock Out, OSC1 as RA7
© 2005 Microchip Technology Inc. DS51537D-page 156
![Page 163: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/163.jpg)
Configuration Settings
Fail-Safe Clock Monitor:
Internal External Osc. Switch Over:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
Watchdog Postscaler:
MCLR Enable:
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOREN = OFF Disabled
BOREN = ON Enabled
BOREN = NOSLP Enabled except Sleep, SBOREN Disabled
BOREN = SBORDIS Enabled, SBOREN Disabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 25 2.5V
WDT = OFF Disabled
WDT = ON Enabled
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF Disabled
MCLRE = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 157
![Page 164: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/164.jpg)
Configuration Settings
PORTB A/D Enable:
CCP2 MUX:
Stack Overflow Reset:
Low Voltage ICSP:
Enhanced CPU Enable:
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
Code Protection Block 2:
Boot Block Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Write Protection Block 2:
PBADEN = OFF PORTB<4:0> digital on Reset
PBADEN = ON PORTB<4:0> analog on Reset
CCP2MX = PORTBE Multiplexed with RB3
CCP2MX = PORTC Multiplexed with RC1
STVREN = OFF Disabled
STVREN = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
ENHCPU = OFF Disabled
ENHCPU = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CP2 = ON Enabled
CP2 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRT2 = ON Enabled
WRT2 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 158
![Page 165: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/165.jpg)
Configuration Settings
Boot Block Write Protection:
Configuration Register Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
Table Read Protection Block 2:
Boot Block Table Read Protection:
PIC18F452
Oscillator Selection:
Osc. Switch Enable:
Power-up Timer:
Brown-out Reset:
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO RC-OSC2 as RA6
OSCS = ON Enabled
OSCS = OFF Disabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOR = OFF Disabled
BOR = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 159
![Page 166: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/166.jpg)
Configuration Settings
Brown-out Voltage:
Watchdog Timer:
Watchdog Postscaler:
CCP2 MUX:
Stack Overflow Reset:
Low Voltage ICSP:
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
Code Protection Block 2:
Code Protection Block 3:
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 25 2.5V
WDT = OFF Disabled
WDT = ON Enabled
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
CCP2MUX = OFF Disable (RB3)
CCP2MUX = ON Enable (RC1)
STVR = OFF Disabled
STVR = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CP2 = ON Enabled
CP2 = OFF Disabled
CP3 = ON Enabled
CP3 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 160
![Page 167: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/167.jpg)
Configuration Settings
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Write Protection Block 2:
Write Protection Block 3:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
Table Read Protection Block 2:
Table Read Protection Block 3:
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRT2 = ON Enabled
WRT2 = OFF Disabled
WRT3 = ON Enabled
WRT3 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
EBTR3 = ON Enabled
EBTR3 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 161
![Page 168: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/168.jpg)
Configuration Settings
Boot Block Table Read Protection:
PIC18F4520
Oscillator Selection:
Fail-Safe Clock Monitor:
Internal External Osc. Switch Over:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
EBTRB = ON Enabled
EBTRB = OFF Disabled
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO6 EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO6 RC-OSC2 as RA6
OSC = INTIO67 INTRC-OSC2 as RA6, OSC1 as RA7
OSC = INTIO7 INTRC-OSC2 as Clock Out, OSC1 as RA7
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOREN = OFF Disabled
BOREN = ON SBOREN Enabled
BOREN = NOSLP Enabled except Sleep, SBOREN Disabled
BOREN = SBORDIS Enabled, SBOREN Disabled
BORV = 46 4.6V
BORV = 43 4.3V
BORV = 28 2.8V
BORV = 21 2.1V
WDT = OFF Disabled
WDT = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 162
![Page 169: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/169.jpg)
Configuration Settings
Watchdog Postscaler:
MCLR Enable:
T1 Oscillator Enable:
PORTB A/D Enable:
CCP2 MUX:
Stack Overflow Reset:
Low Voltage ICSP:
XINST Enable:
Background Debugger Enable:
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF Disabled
MCLRE = ON Enabled
LPT1OSC = OFF Disabled
LPT1OSC = ON Enabled
PBADEN = OFF PORTB<4:0> digital on Reset
PBADEN = ON PORTB<4:0> analog on Reset
CCP2MX = PORTBE Multiplexed with RB3
CCP2MX = PORTC Multiplexed with RC1
STVREN = OFF Disabled
STVREN = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
XINST = OFF Disabled
XINST = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 163
![Page 170: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/170.jpg)
Configuration Settings
Code Protection Block 0:
Code Protection Block 1:
Code Protection Block 2:
Code Protection Block 3:
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Write Protection Block 2:
Write Protection Block 3:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CP2 = ON Enabled
CP2 = OFF Disabled
CP3 = ON Enabled
CP3 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRT2 = ON Enabled
WRT2 = OFF Disabled
WRT3 = ON Enabled
WRT3 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 164
![Page 171: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/171.jpg)
Configuration Settings
Table Read Protection Block 0:
Table Read Protection Block 1:
Table Read Protection Block 2:
Table Read Protection Block 3:
Boot Block Table Read Protection:
PIC18F4525
Oscillator Selection:
Fail-Safe Clock Monitor:
Internal External Osc. Switch Over:
Power-up Timer:
Brown-out Reset:
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
EBTR3 = ON Enabled
EBTR3 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO6 EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO6 RC-OSC2 as RA6
OSC = INTIO67 INTRC-OSC2 as RA6, OSC1 as RA7
OSC = INTIO7 INTRC-OSC2 as Clock Out, OSC1 as RA7
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOREN = OFF Disabled
BOREN = ON SBOREN Enabled
BOREN = NOSLP Enabled except Sleep, SBOREN Disabled
BOREN = SBORDIS Enabled, SBOREN Disabled
© 2005 Microchip Technology Inc. DS51537D-page 165
![Page 172: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/172.jpg)
Configuration Settings
Brown-out Voltage:
Watchdog Timer:
Watchdog Postscaler:
MCLR Enable:
T1 Oscillator Enable:
PORTB A/D Enable:
CCP2 MUX:
Stack Overflow Reset:
Low Voltage ICSP:
BORV = 46 Maximum
BORV = 43 High
BORV = 28 Low
BORV = 21 Minimum
WDT = OFF Disabled
WDT = ON Enabled
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF Disabled
MCLRE = ON Enabled
LPT1OSC = OFF Disabled
LPT1OSC = ON Enabled
PBADEN = OFF PORTB<4:0> digital on Reset
PBADEN = ON PORTB<4:0> analog on Reset
CCP2MX = PORTBE Multiplexed with RB3
CCP2MX = PORTC Multiplexed with RC1
STVREN = OFF Disabled
STVREN = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 166
![Page 173: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/173.jpg)
Configuration Settings
XINST Enable:
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
Code Protection Block 2:
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Write Protection Block 2:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
XINST = OFF Disabled
XINST = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CP2 = ON Enabled
CP2 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRT2 = ON Enabled
WRT2 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 167
![Page 174: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/174.jpg)
Configuration Settings
Table Read Protection Block 0:
Table Read Protection Block 1:
Table Read Protection Block 2:
Boot Block Table Read Protection:
PIC18F4539
Oscillator Selection:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO RC-OSC2 as RA6
PWRT = ON Enabled
PWRT = OFF Disabled
BOR = OFF Disabled
BOR = ON Enabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 25 2.5V
WDT = OFF Disabled
WDT = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 168
![Page 175: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/175.jpg)
Configuration Settings
Watchdog Postscaler:
Stack Overflow Reset:
Low Voltage ICSP:
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
Code Protection Block 2:
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
STVR = OFF Disabled
STVR = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CP2 = ON Enabled
CP2 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 169
![Page 176: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/176.jpg)
Configuration Settings
Write Protection Block 2:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
Table Read Protection Block 2:
Boot Block Table Read Protection:
PIC18F4550
96 MHz PLL Prescaler:
CPU System Clock Postscaler:
WRT2 = ON Enabled
WRT2 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
PLLDIV = 1 No divide (4 MHz input)
PLLDIV = 2 Divide by 2 (8 MHz input)
PLLDIV = 3 Divide by 3 (12 MHz input)
PLLDIV = 4 Divide by 4 (16 MHz input)
PLLDIV = 5 Divide by 5 (20 MHz input)
PLLDIV = 6 Divide by 6 (24 MHz input)
PLLDIV = 10 Divide by 10 (40 MHz input)
PLLDIV = 12 Divide by 12 (48 MHz input)
CPUDIV = OSC1_PLL2 [OSC1/OSC2 Src: /1][96 MHz PLL Src: /2]
CPUDIV = OSC2_PLL3 [OSC1/OSC2 Src: /2][96 MHz PLL Src: /3]
CPUDIV = OSC3_PLL4 [OSC1/OSC2 Src: /3][96 MHz PLL Src: /4]
CPUDIV = OSC4_PLL6 [OSC1/OSC2 Src: /4][96 MHz PLL Src: /6]
© 2005 Microchip Technology Inc. DS51537D-page 170
![Page 177: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/177.jpg)
Configuration Settings
Full-Speed USB Clock Source Selection:
Oscillator Selection bits:
Fail-Safe Clock Monitor:
Internal/External Switch Over:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
USB Voltage Regulator Enable:
USBDIV = 1 Clock source from OSC1/OSC2
USBDIV = 2 Clock source from 96 MHz PLL/2
FOSC = XT_XT XT oscillator, XT used by USB
FOSC = XTPLL_XT XT oscillator, PLL enabled, XT used by USB
FOSC = ECIO_EC External clock, port function on RA6, EC used by USB
FOSC = EC_EC External clock, CLKOUT on RA6, EC used by USB
FOSC = ECPLLIO_EC External clock, PLL enabled, port function on RA6, EC used by USB
FOSC = ECPLL_EC External clock, PLL enabled, CLKOUT on RA6, EC used by USB
FOSC = INTOSCIO_EC Internal oscillator, port function on RA6, EC used by USB
FOSC = INTOSC_EC Internal oscillator, CLKOUT on RA6, EC used by USB
FOSC = INTOSC_XT Internal oscillator, XT used by USB
FOSC = INTOSC_HS Internal oscillator, HS used by USB
FOSC = HS HS oscillator, HS used by USB
FOSC = HSPLL_HS HS oscillator, PLL enabled, HS used by USB
FCMEM = OFF Disabled
FCMEM = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOR = OFF Disabled
BOR = SOFT Controlled by SBOREN
BOR = ON_ACTIVE Enabled when the device is not in Sleep, SBOREN bit is disabled
BOR = ON Enabled, SBOREN bit is disabled
BORV = 46 4.6V
BORV = 43 4.3V
BORV = 28 2.8V
BORV = 21 2.1V
VREGEN = OFF Disabled
VREGEN = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 171
![Page 178: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/178.jpg)
Configuration Settings
Watchdog Timer:
Watchdog Postscaler:
MCLR Enable:
Low Power Timer1 Oscillator Enable:
PORTB A/D Enable:
CCP2 MUX bit:
Stack Overflow Reset:
Low Voltage ICSP:
Dedicated In-Circuit Debug/Programming Enable:
WDT = OFF HW Disabled - SW Controlled
WDT = ON HW Enabled - SW Disabled
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF Disabled
MCLRE = ON Enabled
LPT1OSC = OFF Timer1 oscillator configured for high power
LPT1OSC = ON Timer1 oscillator configured for low power
PBADEN = OFF PORTB<4:0> pins are configured as digital I/O on Reset
PBADEN = ON PORTB<4:0> pins are configured as analog input on Reset
CCP2MX = OFF CCP2 input/output is multiplexed with RB3
CCP2MX = ON CCP2 input/output is multiplexed with RC1
STVREN = OFF Disabled
STVREN = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
ICPRT = OFF Disabled
ICPRT = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 172
![Page 179: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/179.jpg)
Configuration Settings
Extended Instruction Set Enable:
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
Code Protection Block 2:
Code Protection Block 3:
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Write Protection Block 2:
Write Protection Block 3:
Boot Block Write Protection:
XINST = OFF Disabled
XINST = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CP2 = ON Enabled
CP2 = OFF Disabled
CP3 = ON Enabled
CP3 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRT2 = ON Enabled
WRT2 = OFF Disabled
WRT3 = ON Enabled
WRT3 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 173
![Page 180: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/180.jpg)
Configuration Settings
Configuration Register Write Protection:
Data EEPROM Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
Table Read Protection Block 2:
Table Read Protection Block 3:
Boot Block Table Read Protection:
PIC18F458
Oscillator Selection:
Osc. Switch Enable:
Power-up Timer:
Brown-out Reset:
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
EBTR3 = ON Enabled
EBTR3 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO RC-OSC2 as RA6
OSCS = ON Enabled
OSCS = OFF Disabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOR = OFF Disabled
BOR = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 174
![Page 181: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/181.jpg)
Configuration Settings
Brown-out Voltage:
Watchdog Timer:
Watchdog Postscaler:
Stack Overflow Reset:
Low Voltage ICSP:
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
Code Protection Block 2:
Code Protection Block 3:
Boot Block Code Protection:
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 20 2.0V
WDT = OFF Disabled
WDT = ON Enabled
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
STVR = OFF Disabled
STVR = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CP2 = ON Enabled
CP2 = OFF Disabled
CP3 = ON Enabled
CP3 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 175
![Page 182: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/182.jpg)
Configuration Settings
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Write Protection Block 2:
Write Protection Block 3:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
Table Read Protection Block 2:
Table Read Protection Block 3:
Boot Block Table Read Protection:
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRT2 = ON Enabled
WRT2 = OFF Disabled
WRT3 = ON Enabled
WRT3 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
EBTR3 = ON Enabled
EBTR3 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 176
![Page 183: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/183.jpg)
Configuration Settings
PIC18F4580
Oscillator Selection bits:
Fail-Safe Clock Monitor:
Internal External Osc. Switch:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC External RC with OSC2 as divide by 4 clock out
OSC = EC EC with OSC2 as divide by 4 clock out
OSC = ECIO EC with OSC2 as RA6
OSC = HSPLL HS with HW enabled 4xPLL
OSC = RCIO External RC with OSC2 as RA6
OSC = IRCIO67 Internal RC with OSC2 as RA6 and OSC1 as RA7
OSC = IRCIO7 Internal RC with OSC1 as RA7 and OSC2 as divide by 4 clock out
OSC = ERC1 External RC with OSC2 as divide by 4 clock out
OSC = ERC External RC with OSC2 as divide by 4 clock out
FCMENB = OFF Disabled
FCMENB = ON Enabled
IESOB = OFF Disabled
IESOB = ON Enabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOR = OFF Disabled
BOR = SBORENCTRL Controlled by SBOREN
BOR = BOACTIVE Enabled whenever Part is Active - SBOREN Dis-abled
BOR = BOHW Enabled in HW, SBOREN Disabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 20 2.0V
WDT = OFF HW Disabled - SW Controlled
WDT = ON HW Enabled - SW Disabled
© 2005 Microchip Technology Inc. DS51537D-page 177
![Page 184: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/184.jpg)
Configuration Settings
Watchdog Postscaler:
MCLR Enable:
Low Power Timer1 Oscillator:
PORTB Pins Configured for A/D:
BackGround Debug:
Extended Instruction Set CPU:
Boot Block Size:
Low Voltage Programming:
Stack Overflow/Underflow Reset:
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF Disabled
MCLRE = ON Enabled
LPT1OSC = OFF Timer1 Low Power Oscillator Disabled
LPT1OSC = ON Timer1 Low Power Oscillator Active
PBADEN = OFF PORTB<4> and PORTB<1:0> Configured as Digital I/O Pins on Reset
PBADEN = ON PORTB<4> and PORTB<1:0> Configured as Analog Pins on Reset
DEBUG = ON Enabled
DEBUG = OFF Disabled
XINST = OFF Disabled
XINST = ON Enabled
BBSIZ = 1024 1K words (2K bytes) Boot Block
BBSIZ = 2048 2K words (4K bytes) Boot Block
LVP = OFF Disabled
LVP = ON Enabled
STVREN = OFF Disabled
STVREN = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 178
![Page 185: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/185.jpg)
Configuration Settings
Code Protection Block 0:
Code Protection Block 1:
Code Protection Block 2:
Code Protection Block 3:
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Write Protection Block 2:
Write Protection Block 3:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CP2 = ON Enabled
CP2 = OFF Disabled
CP3 = ON Enabled
CP3 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRT2 = ON Enabled
WRT2 = OFF Disabled
WRT3 = ON Enabled
WRT3 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 179
![Page 186: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/186.jpg)
Configuration Settings
Table Read Protection Block 0:
Table Read Protection Block 1:
Table Read Protection Block 2:
Table Read Protection Block 3:
Boot Block Table Read Protection:
PIC18F4585
Oscillator Selection bits:
Fail-Safe Clock Monitor:
Internal External Osc. Switch:
Power-up Timer:
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
EBTR3 = ON Enabled
EBTR3 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC External RC with OSC2 as divide by 4 clock out
OSC = EC EC with OSC2 as divide by 4 clock out
OSC = ECIO EC with OSC2 as RA6
OSC = HSPLL HS with HW enabled 4xPLL
OSC = RCIO External RC with OSC2 as RA6
OSC = IRCIO67 Internal RC with OSC2 as RA6 and OSC1 as RA7
OSC = IRCIO7 Internal RC with OSC1 as RA7 and OSC2 as divide by 4 clock out
OSC = ERC1 External RC with OSC2 as divide by 4 clock out
OSC = ERC External RC with OSC2 as divide by 4 clock out
FCMENB = OFF Disabled
FCMENB = ON Enabled
IESOB = OFF Disabled
IESOB = ON Enabled
PWRT = ON Enabled
PWRT = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 180
![Page 187: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/187.jpg)
Configuration Settings
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
Watchdog Postscaler:
MCLR Enable:
Low Power Timer1 Oscillator:
PORTB Pins Configured for A/D:
BOR = OFF Disabled
BOR = SBORENCTRL Controlled by SBOREN
BOR = BOACTIVE Enabled whenever Part is Active - SBOREN Dis-abled
BOR = BOHW Enabled in HW, SBOREN Disabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 20 2.0V
WDT = OFF HW Disabled - SW Controlled
WDT = ON HW Enabled - SW Disabled
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF Disabled
MCLRE = ON Enabled
LPT1OSC = OFF Timer1 Low Power Oscillator Disabled
LPT1OSC = ON Timer1 Low Power Oscillator Active
PBADEN = OFF PORTB<4> and PORTB<1:0> Configured as Digital I/O Pins on Reset
PBADEN = ON PORTB<4> and PORTB<1:0> Configured as Analog Pins on Reset
© 2005 Microchip Technology Inc. DS51537D-page 181
![Page 188: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/188.jpg)
Configuration Settings
BackGround Debug:
Enhanced Instruction Set CPU:
Boot Block Size:
Low Voltage Programming:
Stack Overflow/Underflow Reset:
Code Protection Block 0:
Code Protection Block 1:
Code Protection Block 2:
Code Protection Block 3:
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
DEBUG = ON Enabled
DEBUG = OFF Disabled
XINST = OFF Disabled
XINST = ON Enabled
BBSIZ = 1024 1K words (2K bytes) Boot Block
BBSIZ = 2048 2K words (4K bytes) Boot Block
BBSIZ = 4096 4K words (8K bytes) Boot Block
LVP = OFF Disabled
LVP = ON Enabled
STVREN = OFF Disabled
STVREN = ON Enabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CP2 = ON Enabled
CP2 = OFF Disabled
CP3 = ON Enabled
CP3 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 182
![Page 189: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/189.jpg)
Configuration Settings
Write Protection Block 2:
Write Protection Block 3:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
Table Read Protection Block 2:
Table Read Protection Block 3:
Boot Block Table Read Protection:
PIC18F45J10
Background Debugger Enable:
Extended Instruction Set Enable:
WRT2 = ON Enabled
WRT2 = OFF Disabled
WRT3 = ON Enabled
WRT3 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
EBTR3 = ON Enabled
EBTR3 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
XINST = OFF Disabled
XINST = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 183
![Page 190: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/190.jpg)
Configuration Settings
Stack Overflow Reset:
Watchdog Timer:
Code Protection:
Fail-Safe Clock Monitor:
Internal/External Switch Over:
Default/Reset System Clock Select:
Oscillator Selection bits:
Watchdog Postscaler:
STVREN = OFF Disabled
STVREN = ON Enabled
WDTEN = OFF Disabled
WDTEN = ON Enabled
CP0 = ON Enabled
CP0 = OFF Disabled
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
FOSC2 = OFF When SCS1:SCS0 = 00, INTRC is the clock source
FOSC2 = ON When SCS1:SCS0 = 00, FOSC1:FOSC0 sets the clock source
FOSC = HS HS oscillator
FOSC = HSPLL HS oscillator, Software Controlled PLL
FOSC = EC External Clock
FOSC = ECPLL External Clock, Software Controlled PLL
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
© 2005 Microchip Technology Inc. DS51537D-page 184
![Page 191: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/191.jpg)
Configuration Settings
CCP2 MUX:
PIC18F4610
Oscillator Selection:
Fail-Safe Clock Monitor:
Internal External Osc. Switch Over:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
CCP2MX = ALTERNATE Multiplexed with RB3
CCP2MX = DEFAULT Multiplexed with RC1
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO6 EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO6 RC-OSC2 as RA6
OSC = INTIO67 INTRC-OSC2 as RA6, OSC1 as RA7
OSC = INTIO7 INTRC-OSC2 as Clock Out, OSC1 as RA7
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOREN = OFF Disabled
BOREN = ON Enabled
BOREN = NOSLP Enabled except Sleep, SBOREN Disabled
BOREN = SBORDIS Enabled, SBOREN Disabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 25 2.5V
WDT = OFF Disabled
WDT = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 185
![Page 192: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/192.jpg)
Configuration Settings
Watchdog Postscaler:
MCLR Enable:
PORTB A/D Enable:
CCP2 MUX:
Stack Overflow Reset:
Low Voltage ICSP:
Enhanced CPU Enable:
Background Debugger Enable:
Code Protection Block 0:
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF Disabled
MCLRE = ON Enabled
PBADEN = OFF PORTB<4:0> digital on Reset
PBADEN = ON PORTB<4:0> analog on Reset
CCP2MX = PORTBE Multiplexed with RB3
CCP2MX = PORTC Multiplexed with RC1
STVREN = OFF Disabled
STVREN = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
ENHCPU = OFF Disabled
ENHCPU = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 186
![Page 193: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/193.jpg)
Configuration Settings
Code Protection Block 1:
Code Protection Block 2:
Code Protection Block 3:
Boot Block Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Write Protection Block 2:
Write Protection Block 3:
Boot Block Write Protection:
Configuration Register Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
Table Read Protection Block 2:
CP1 = ON Enabled
CP1 = OFF Disabled
CP2 = ON Enabled
CP2 = OFF Disabled
CP3 = ON Enabled
CP3 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRT2 = ON Enabled
WRT2 = OFF Disabled
WRT3 = ON Enabled
WRT3 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 187
![Page 194: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/194.jpg)
Configuration Settings
Table Read Protection Block 3:
Boot Block Table Read Protection:
PIC18F4620
Oscillator Selection:
Fail-Safe Clock Monitor:
Internal External Osc. Switch Over:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
EBTR3 = ON Enabled
EBTR3 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO6 EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO6 RC-OSC2 as RA6
OSC = INTIO67 INTRC-OSC2 as RA6, OSC1 as RA7
OSC = INTIO7 INTRC-OSC2 as Clock Out, OSC1 as RA7
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOREN = OFF Disabled
BOREN = ON SBOREN Enabled
BOREN = NOSLP Enabled except Sleep, SBOREN Disabled
BOREN = SBORDIS Enabled, SBOREN Disabled
BORV = 46 Maximum
BORV = 43 High
BORV = 28 Low
BORV = 21 Minimum
WDT = OFF Disabled
WDT = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 188
![Page 195: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/195.jpg)
Configuration Settings
Watchdog Postscaler:
MCLR Enable:
T1 Oscillator Enable:
PORTB A/D Enable:
CCP2 MUX:
Stack Overflow Reset:
Low Voltage ICSP:
XINST Enable:
Background Debugger Enable:
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF Disabled
MCLRE = ON Enabled
LPT1OSC = OFF Disabled
LPT1OSC = ON Enabled
PBADEN = OFF PORTB<4:0> digital on Reset
PBADEN = ON PORTB<4:0> analog on Reset
CCP2MX = PORTBE Multiplexed with RB3
CCP2MX = PORTC Multiplexed with RC1
STVREN = OFF Disabled
STVREN = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
XINST = OFF Disabled
XINST = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 189
![Page 196: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/196.jpg)
Configuration Settings
Code Protection Block 0:
Code Protection Block 1:
Code Protection Block 2:
Code Protection Block 3:
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Write Protection Block 2:
Write Protection Block 3:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CP2 = ON Enabled
CP2 = OFF Disabled
CP3 = ON Enabled
CP3 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRT2 = ON Enabled
WRT2 = OFF Disabled
WRT3 = ON Enabled
WRT3 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 190
![Page 197: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/197.jpg)
Configuration Settings
Table Read Protection Block 0:
Table Read Protection Block 1:
Table Read Protection Block 2:
Table Read Protection Block 3:
Boot Block Table Read Protection:
PIC18F4680
Oscillator Selection bits:
Fail-Safe Clock Monitor:
Internal External Osc. Switch:
Power-up Timer:
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
EBTR3 = ON Enabled
EBTR3 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC External RC with OSC2 as divide by 4 clock out
OSC = EC EC with OSC2 as divide by 4 clock out
OSC = ECIO EC with OSC2 as RA6
OSC = HSPLL HS with HW enabled 4xPLL
OSC = RCIO External RC with OSC2 as RA6
OSC = IRCIO67 Internal RC with OSC2 as RA6 and OSC1 as RA7
OSC = IRCIO7 Internal RC with OSC1 as RA7 and OSC2 as divide by 4 clock out
OSC = ERC1 External RC with OSC2 as divide by 4 clock out
OSC = ERC External RC with OSC2 as divide by 4 clock out
FCMENB = OFF Disabled
FCMENB = ON Enabled
IESOB = OFF Disabled
IESOB = ON Enabled
PWRT = ON Enabled
PWRT = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 191
![Page 198: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/198.jpg)
Configuration Settings
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
Watchdog Postscaler:
MCLR Enable:
Low Power Timer1 Oscillator:
PORTB Pins Configured for A/D:
BOR = OFF Disabled
BOR = SBORENCTRL Controlled by SBOREN
BOR = BOACTIVE Enabled whenever Part is Active - SBOREN Dis-abled
BOR = BOHW Enabled in HW, SBOREN Disabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 20 2.0V
WDT = OFF HW Disabled - SW Controlled
WDT = ON HW Enabled - SW Disabled
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF Disabled
MCLRE = ON Enabled
LPT1OSC = OFF Timer1 Low Power Oscillator Disabled
LPT1OSC = ON Timer1 Low Power Oscillator Active
PBADEN = OFF PORTB<4> and PORTB<1:0> Configured as Digital I/O Pins on Reset
PBADEN = ON PORTB<4> and PORTB<1:0> Configured as Analog Pins on Reset
© 2005 Microchip Technology Inc. DS51537D-page 192
![Page 199: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/199.jpg)
Configuration Settings
BackGround Debug:
Enhanced Instruction Set CPU:
Boot Block Size:
Low Voltage Programming:
Stack Overflow/Underflow Reset:
Code Protection Block 0:
Code Protection Block 1:
Code Protection Block 2:
Code Protection Block 3:
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
DEBUG = ON Enabled
DEBUG = OFF Disabled
XINST = OFF Disabled
XINST = ON Enabled
BBSIZ = 1024 1K words (2K bytes) Boot Block
BBSIZ = 2048 2K words (4K bytes) Boot Block
BBSIZ = 4096 4K words (8K bytes) Boot Block
LVP = OFF Disabled
LVP = ON Enabled
STVREN = OFF Disabled
STVREN = ON Enabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CP2 = ON Enabled
CP2 = OFF Disabled
CP3 = ON Enabled
CP3 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 193
![Page 200: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/200.jpg)
Configuration Settings
Write Protection Block 2:
Write Protection Block 3:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
Table Read Protection Block 2:
Table Read Protection Block 3:
Boot Block Table Read Protection:
WRT2 = ON Enabled
WRT2 = OFF Disabled
WRT3 = ON Enabled
WRT3 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
EBTR3 = ON Enabled
EBTR3 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 194
![Page 201: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/201.jpg)
Configuration Settings
PIC18F6310
Oscillator Selection:
Fail-Safe Clock Monitor:
Internal External Osc. Switch Over:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC-OSC2 as Clock Out
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO RC-OSC2 as RA6
OSC = INTIO67 INTRC-OSC2 as RA6, OSC1 as RA7
OSC = INTIO7 INTRC-OSC2 as Clock Out, OSC1 as RA7
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOREN = OFF Disabled
BOREN = ON SBOREN Enabled
BOREN = NOSLP Enabled except Sleep, SBOREN Disabled
BOREN = SBORDIS Enabled, SBOREN Disabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 25 2.5V
WDT = OFF Disabled
WDT = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 195
![Page 202: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/202.jpg)
Configuration Settings
Watchdog Postscaler:
MCLR Enable:
Low Power Timer1 Selection:
CCP2 MUX:
Stack Overflow Reset:
Extended Instruction set Enable:
Background Debugger Enable:
Code Protection:
Table Read Protection Internal Memory:
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF Disabled
MCLRE = ON Enabled
LPT1OSC = OFF High Power, High noise immunity T1OSC selected
LPT1OSC = ON Low Power, Low noise immunity T1OSC selected
CCP2MX = PORTBE CCP2 input/output is multiplexed with RE7/RB3
CCP2MX = PORTC CCP2 input/output is multiplexed with RC1
STVREN = OFF Disabled
STVREN = ON Enabled
XINST = OFF Disabled
XINST = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP = ON Enabled
CP = OFF Disabled
EBTR = ON Enabled
EBTR = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 196
![Page 203: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/203.jpg)
Configuration Settings
PIC18F6390
Oscillator Selection:
Fail-Safe Clock Monitor:
Internal External Osc. Switch Over:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC-OSC2 as Clock Out
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO RC-OSC2 as RA6
OSC = INTIO67 INTRC-OSC2 as RA6, OSC1 as RA7
OSC = INTIO7 INTRC-OSC2 as Clock Out, OSC1 as RA7
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOREN = OFF Disabled
BOREN = ON SBOREN Enabled
BOREN = NOSLP Enabled except Sleep, SBOREN Disabled
BOREN = SBORDIS Enabled, SBOREN Disabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 25 2.5V
WDT = OFF Disabled
WDT = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 197
![Page 204: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/204.jpg)
Configuration Settings
Watchdog Postscaler:
MCLR Enable:
Low Power Timer1 Selection:
CCP2 MUX:
Stack Overflow Reset:
Extended Instruction set Enable:
Background Debugger Enable:
Code Protection:
Table Read Protection Internal Memory:
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF Disabled
MCLRE = ON Enabled
LPT1OSC = OFF High Power, High noise immunity T1OSC selected
LPT1OSC = ON Low Power, Low noise immunity T1OSC selected
CCP2MX = PORTBE CCP2 input/output is multiplexed with RE7/RB3
CCP2MX = PORTC CCP2 input/output is multiplexed with RC1
STVREN = OFF Disabled
STVREN = ON Enabled
XINST = OFF Disabled
XINST = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP = ON Enabled
CP = OFF Disabled
EBTR = ON Enabled
EBTR = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 198
![Page 205: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/205.jpg)
Configuration Settings
PIC18F6410
Oscillator Selection:
Fail-Safe Clock Monitor:
Internal External Osc. Switch Over:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC-OSC2 as Clock Out
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO RC-OSC2 as RA6
OSC = INTIO67 INTRC-OSC2 as RA6, OSC1 as RA7
OSC = INTIO7 INTRC-OSC2 as Clock Out, OSC1 as RA7
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOREN = OFF Disabled
BOREN = ON SBOREN Enabled
BOREN = NOSLP Enabled except Sleep, SBOREN Disabled
BOREN = SBORDIS Enabled, SBOREN Disabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 25 2.5V
WDT = OFF Disabled
WDT = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 199
![Page 206: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/206.jpg)
Configuration Settings
Watchdog Postscaler:
MCLR Enable:
Low Power Timer1 Selection:
CCP2 MUX:
Stack Overflow Reset:
Extended Instruction set Enable:
Background Debugger Enable:
Code Protection:
Table Read Protection Internal Memory:
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF Disabled
MCLRE = ON Enabled
LPT1OSC = OFF High Power, High noise immunity T1OSC selected
LPT1OSC = ON Low Power, Low noise immunity T1OSC selected
CCP2MX = PORTBE CCP2 input/output is multiplexed with RE7/RB3
CCP2MX = PORTC CCP2 input/output is multiplexed with RC1
STVREN = OFF Disabled
STVREN = ON Enabled
XINST = OFF Disabled
XINST = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP = ON Enabled
CP = OFF Disabled
EBTR = ON Enabled
EBTR = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 200
![Page 207: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/207.jpg)
Configuration Settings
PIC18F6490
Oscillator Selection:
Fail-Safe Clock Monitor:
Internal External Osc. Switch Over:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC-OSC2 as Clock Out
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO RC-OSC2 as RA6
OSC = INTIO67 INTRC-OSC2 as RA6, OSC1 as RA7
OSC = INTIO7 INTRC-OSC2 as Clock Out, OSC1 as RA7
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOREN = OFF Disabled
BOREN = ON SBOREN Enabled
BOREN = NOSLP Enabled except Sleep, SBOREN Disabled
BOREN = SBORDIS Enabled, SBOREN Disabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 25 2.5V
WDT = OFF Disabled
WDT = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 201
![Page 208: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/208.jpg)
Configuration Settings
Watchdog Postscaler:
MCLR Enable:
Low Power Timer1 Selection:
CCP2 MUX:
Stack Overflow Reset:
Extended Instruction set Enable:
Background Debugger Enable:
Code Protection:
Table Read Protection Internal Memory:
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF Disabled
MCLRE = ON Enabled
LPT1OSC = OFF High Power, High noise immunity T1OSC selected
LPT1OSC = ON Low Power, Low noise immunity T1OSC selected
CCP2MX = PORTBE CCP2 input/output is multiplexed with RE7/RB3
CCP2MX = PORTC CCP2 input/output is multiplexed with RC1
STVREN = OFF Disabled
STVREN = ON Enabled
XINST = OFF Disabled
XINST = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP = ON Enabled
CP = OFF Disabled
EBTR = ON Enabled
EBTR = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 202
![Page 209: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/209.jpg)
Configuration Settings
PIC18F64J15
Background Debugger Enable:
Extended Instruction Set Enable:
Stack Overflow Reset:
Watchdog Timer:
Code Protection:
Fail-Safe Clock Monitor:
Internal/External Switch Over:
Default/Reset System Clock Select:
Oscillator Selection bits:
DEBUG = ON Enabled
DEBUG = OFF Disabled
XINST = OFF Disabled
XINST = ON Enabled
STVREN = OFF Disabled
STVREN = ON Enabled
WDTEN = OFF Disabled
WDTEN = ON Enabled
CP0 = ON Enabled
CP0 = OFF Disabled
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
FOSC2 = OFF When SCS1:SCS0 = 00, INTRC is the clock source
FOSC2 = ON When SCS1:SCS0 = 00, FOSC1:FOSC0 sets the clock source
FOSC = HS HS oscillator
FOSC = HSPLL HS oscillator, Software Controlled PLL
FOSC = EC External Clock
FOSC = ECPLL External Clock, Software Controlled PLL
© 2005 Microchip Technology Inc. DS51537D-page 203
![Page 210: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/210.jpg)
Configuration Settings
Watchdog Postscaler:
CCP2 MUX:
PIC18F6520
Oscillator Selection:
Osc. Switch Enable:
Power-up Timer:
Brown-out Reset:
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
CCP2MX = ALTERNATE Multiplexed with RB3
CCP2MX = DEFAULT Multiplexed with RC1
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC-OSC2 as Clock Out
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO RC-OSC2 as RA6
OSCS = ON Enabled
OSCS = OFF Disabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOR = OFF Disabled
BOR = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 204
![Page 211: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/211.jpg)
Configuration Settings
Brown-out Voltage:
Watchdog Timer:
Watchdog Postscaler:
CCP2 MUX:
Stack Overflow Reset:
Low Voltage ICSP:
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
Code Protection Block 2:
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 25 2.5V
WDT = OFF Disabled
WDT = ON Enabled
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
CCP2MUX = OFF Uses RE7
CCP2MUX = RE7 Uses RE7
CCP2MUX = ON Uses RC1
CCP2MUX = RC1 Uses RC1
STVR = OFF Disabled
STVR = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CP2 = ON Enabled
CP2 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 205
![Page 212: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/212.jpg)
Configuration Settings
Code Protection Block 3:
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Write Protection Block 2:
Write Protection Block 3:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
Table Read Protection Block 2:
CP3 = ON Enabled
CP3 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRT2 = ON Enabled
WRT2 = OFF Disabled
WRT3 = ON Enabled
WRT3 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 206
![Page 213: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/213.jpg)
Configuration Settings
Table Read Protection Block 3:
Boot Block Table Read Protection:
PIC18F6525
Oscillator Selection:
Osc. Switch Enable:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
EBTR3 = ON Enabled
EBTR3 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO RC-OSC2 as RA6
OSC = ECIOPLL EC-OSC2 as RA6 and PLL
OSC = ECIOSWPLL EC-OSC2 as RA6 and SW PLL
OSC = HSSWPLL HS with SW PLL
OSCS = ON Enabled
OSCS = OFF Disabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOR = OFF Disabled
BOR = ON Enabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 20 2.0V
WDT = OFF Disabled
WDT = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 207
![Page 214: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/214.jpg)
Configuration Settings
Watchdog Postscaler:
MCLR Enable:
ECCP MUX:
CCP2 MUX:
Stack Overflow Reset:
Low Voltage ICSP:
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF Disabled
MCLRE = ON Enabled
ECCPMX = PORTH Multiplexed with RH7:4
ECCPMX = PORTE Multiplexed with RE6:3
CCP2MX = PORTBE Multiplexed with RB3 or RE7
CCP2MX = PORTC Multiplexed with RC1
STVR = OFF Disabled
STVR = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 208
![Page 215: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/215.jpg)
Configuration Settings
Code Protection Block 2:
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Write Protection Block 2:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
Table Read Protection Block 2:
Boot Block Table Read Protection:
CP2 = ON Enabled
CP2 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRT2 = ON Enabled
WRT2 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 209
![Page 216: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/216.jpg)
Configuration Settings
PIC18F6527
Oscillator Selection:
Fail-Safe Clock Monitor:
Internal External Osc. Switch Over:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO6 EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO6 RC-OSC2 as RA6
OSC = INTIO67 INTRC-OSC2 as RA6, OSC1 as RA7
OSC = INTIO7 INTRC-OSC2 as Clock Out, OSC1 as RA7
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOREN = OFF Disabled
BOREN = ON SBOREN Enabled
BOREN = NOSLP Enabled except Sleep, SBOREN Disabled
BOREN = SBORDIS Enabled, SBOREN Disabled
BORV = 46 4.5V
BORV = 43 4.2V
BORV = 28 2.7V
BORV = 21 2.0V
WDT = OFF Disabled
WDT = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 210
![Page 217: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/217.jpg)
Configuration Settings
Watchdog Postscaler:
MCLR Enable:
T1 Oscillator Enable:
ECCP2 MUX:
Stack Overflow Reset:
Low Voltage ICSP:
Boot Block Size:
XINST Enable:
Background Debugger Enable:
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF Disabled
MCLRE = ON Enabled
LPT1OSC = OFF Disabled
LPT1OSC = ON Enabled
CCP2MX = PORTB Multiplexed with RB3
CCP2MX = PORTC Multiplexed with RC1
STVREN = OFF Disabled
STVREN = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
BBSIZ = BB2K 2Kb Boot Block
BBSIZ = BB4K 4Kb Boot Block
BBSIZ = BB8K 8Kb Boot Block
XINST = OFF Disabled
XINST = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 211
![Page 218: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/218.jpg)
Configuration Settings
Code Protection Block 0:
Code Protection Block 1:
Code Protection Block 2:
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Write Protection Block 2:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CP2 = ON Enabled
CP2 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRT2 = ON Enabled
WRT2 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 212
![Page 219: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/219.jpg)
Configuration Settings
Table Read Protection Block 2:
Boot Block Table Read Protection:
PIC18F6585
Oscillator Selection bits:
Osc. Switch Enable:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC with OSC2 as divide by 4 clock out
OSC = EC EC with OSC2 as divide by 4 clock out
OSC = ECIO EC with OSC2 as RA6
OSC = HSPLL HS with HW enabled 4xPLL
OSC = RCIO RC with OSC2 as RA6
OSC = ECIOPLL EC with OSC2 as RA6 and HW enabled 4xPLL
OSC = ECIOSWPLL EC with OSC2 as RA6 and SW enabled 4xPLL
OSC = HSSWPLL HS with SW enabled 4xPLL
OSCS = ON Enabled
OSCS = OFF Disabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOR = OFF Disabled
BOR = ON Enabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 20 2.0V
WDT = OFF HW Disabled - SW Controlled
WDT = ON HW Enabled - SW Disabled
© 2005 Microchip Technology Inc. DS51537D-page 213
![Page 220: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/220.jpg)
Configuration Settings
Watchdog Postscaler:
MCLR Enable:
CCP2 MUX bit:
Stack Overflow Reset:
Low Voltage ICSP:
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
Code Protection Block 2:
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF Disabled
MCLRE = ON Enabled
CCP2MX = OFF CCP2 input/output is multiplexed with RE7
CCP2MX = ON CCP2 input/output is multiplexed with RC1
STVR = OFF Disabled
STVR = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CP2 = ON Enabled
CP2 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 214
![Page 221: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/221.jpg)
Configuration Settings
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Write Protection Block 2:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
Table Read Protection Block 2:
Boot Block Table Read Protection:
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRT2 = ON Enabled
WRT2 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 215
![Page 222: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/222.jpg)
Configuration Settings
PIC18F65J10
Background Debugger Enable:
Extended Instruction Set Enable:
Stack Overflow Reset:
Watchdog Timer:
Code Protection:
Fail-Safe Clock Monitor:
Internal/External Switch Over:
Default/Reset System Clock Select:
Oscillator Selection bits:
DEBUG = ON Enabled
DEBUG = OFF Disabled
XINST = OFF Disabled
XINST = ON Enabled
STVREN = OFF Disabled
STVREN = ON Enabled
WDTEN = OFF Disabled
WDTEN = ON Enabled
CP0 = ON Enabled
CP0 = OFF Disabled
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
FOSC2 = OFF When SCS1:SCS0 = 00, INTRC is the clock source
FOSC2 = ON When SCS1:SCS0 = 00, FOSC1:FOSC0 sets the clock source
FOSC = HS HS oscillator
FOSC = HSPLL HS oscillator, Software Controlled PLL
FOSC = EC External Clock
FOSC = ECPLL External Clock, Software Controlled PLL
© 2005 Microchip Technology Inc. DS51537D-page 216
![Page 223: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/223.jpg)
Configuration Settings
Watchdog Postscaler:
CCP2 MUX:
PIC18F65J15
Background Debugger Enable:
Extended Instruction Set Enable:
Stack Overflow Reset:
Watchdog Timer:
Code Protection:
Fail-Safe Clock Monitor:
Internal/External Switch Over:
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
CCP2MX = ALTERNATE Multiplexed with RB3
CCP2MX = DEFAULT Multiplexed with RC1
DEBUG = ON Enabled
DEBUG = OFF Disabled
XINST = OFF Disabled
XINST = ON Enabled
STVREN = OFF Disabled
STVREN = ON Enabled
WDTEN = OFF Disabled
WDTEN = ON Enabled
CP0 = ON Enabled
CP0 = OFF Disabled
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 217
![Page 224: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/224.jpg)
Configuration Settings
Default/Reset System Clock Select:
Oscillator Selection bits:
Watchdog Postscaler:
CCP2 MUX:
PIC18F6620
Oscillator Selection:
Osc. Switch Enable:
FOSC2 = OFF When SCS1:SCS0 = 00, INTRC is the clock source
FOSC2 = ON When SCS1:SCS0 = 00, FOSC1:FOSC0 sets the clock source
FOSC = HS HS oscillator
FOSC = HSPLL HS oscillator, Software Controlled PLL
FOSC = EC External Clock
FOSC = ECPLL External Clock, Software Controlled PLL
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
CCP2MX = ALTERNATE Multiplexed with RB3
CCP2MX = DEFAULT Multiplexed with RC1
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO RC-OSC2 as RA6
OSCS = ON Enabled
OSCS = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 218
![Page 225: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/225.jpg)
Configuration Settings
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
Watchdog Postscaler:
CCP2 MUX:
Stack Overflow Reset:
Low Voltage ICSP:
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
PWRT = ON Enabled
PWRT = OFF Disabled
BOR = OFF Disabled
BOR = ON Enabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 25 2.5V
WDT = OFF Disabled
WDT = ON Enabled
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
CCP2MUX = OFF Disabled
CCP2MUX = ON Enabled
STVR = OFF Disabled
STVR = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 219
![Page 226: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/226.jpg)
Configuration Settings
Code Protection Block 2:
Code Protection Block 3:
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Write Protection Block 2:
Write Protection Block 3:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
CP2 = ON Enabled
CP2 = OFF Disabled
CP3 = ON Enabled
CP3 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRT2 = ON Enabled
WRT2 = OFF Disabled
WRT3 = ON Enabled
WRT3 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 220
![Page 227: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/227.jpg)
Configuration Settings
Table Read Protection Block 2:
Table Read Protection Block 3:
Boot Block Table Read Protection:
PIC18F6621
Oscillator Selection:
Osc. Switch Enable:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
EBTR3 = ON Enabled
EBTR3 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO RC-OSC2 as RA6
OSC = ECIOPLL EC-OSC2 as RA6 and PLL
OSC = ECIOSWPLL EC-OSC2 as RA6 and SW PLL
OSC = HSSWPLL HS with SW PLL
OSCS = ON Enabled
OSCS = OFF Disabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOR = OFF Disabled
BOR = ON Enabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 20 2.0V
WDT = OFF Disabled
WDT = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 221
![Page 228: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/228.jpg)
Configuration Settings
Watchdog Postscaler:
MCLR Enable:
ECCP MUX:
CCP2 MUX:
Stack Overflow Reset:
Low Voltage ICSP:
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF Disabled
MCLRE = ON Enabled
ECCPMX = PORTH Multiplexed with RH7:4
ECCPMX = PORTE Multiplexed with RE6:3
CCP2MX = PORTBE Multiplexed with RB3 or RE7
CCP2MX = PORTC Multiplexed with RC1
STVR = OFF Disabled
STVR = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 222
![Page 229: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/229.jpg)
Configuration Settings
Code Protection Block 2:
Code Protection Block 3:
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Write Protection Block 2:
Write Protection Block 3:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
CP2 = ON Enabled
CP2 = OFF Disabled
CP3 = ON Enabled
CP3 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRT2 = ON Enabled
WRT2 = OFF Disabled
WRT3 = ON Enabled
WRT3 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 223
![Page 230: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/230.jpg)
Configuration Settings
Table Read Protection Block 2:
Table Read Protection Block 2:
Boot Block Table Read Protection:
PIC18F6622
Oscillator Selection:
Fail-Safe Clock Monitor:
Internal External Osc. Switch Over:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
EBTR3 = ON Enabled
EBTR3 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO6 EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO6 RC-OSC2 as RA6
OSC = INTIO67 INTRC-OSC2 as RA6, OSC1 as RA7
OSC = INTIO7 INTRC-OSC2 as Clock Out, OSC1 as RA7
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOREN = OFF Disabled
BOREN = ON SBOREN Enabled
BOREN = NOSLP Enabled except Sleep, SBOREN Disabled
BOREN = SBORDIS Enabled, SBOREN Disabled
BORV = 46 4.5V
BORV = 43 4.2V
BORV = 28 2.7V
BORV = 21 2.0V
© 2005 Microchip Technology Inc. DS51537D-page 224
![Page 231: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/231.jpg)
Configuration Settings
Watchdog Timer:
Watchdog Postscaler:
MCLR Enable:
T1 Oscillator Enable:
ECCP2 MUX:
Stack Overflow Reset:
Low Voltage ICSP:
Boot Block Size:
XINST Enable:
WDT = OFF Disabled
WDT = ON Enabled
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF Disabled
MCLRE = ON Enabled
LPT1OSC = OFF Disabled
LPT1OSC = ON Enabled
CCP2MX = PORTB Multiplexed with RB3
CCP2MX = PORTC Multiplexed with RC1
STVREN = OFF Disabled
STVREN = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
BBSIZ = BB2K 2Kb Boot Block
BBSIZ = BB4K 4Kb Boot Block
BBSIZ = BB8K 8Kb Boot Block
XINST = OFF Disabled
XINST = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 225
![Page 232: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/232.jpg)
Configuration Settings
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
Code Protection Block 2:
Code Protection Block 3:
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Write Protection Block 2:
Write Protection Block 3:
Boot Block Write Protection:
Configuration Register Write Protection:
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CP2 = ON Enabled
CP2 = OFF Disabled
CP3 = ON Enabled
CP3 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRT2 = ON Enabled
WRT2 = OFF Disabled
WRT3 = ON Enabled
WRT3 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 226
![Page 233: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/233.jpg)
Configuration Settings
Data EEPROM Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
Table Read Protection Block 2:
Table Read Protection Block 3:
Boot Block Table Read Protection:
PIC18F6627
Oscillator Selection:
Fail-Safe Clock Monitor:
Internal External Osc. Switch Over:
Power-up Timer:
WRTD = ON Enabled
WRTD = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
EBTR3 = ON Enabled
EBTR3 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO6 EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO6 RC-OSC2 as RA6
OSC = INTIO67 INTRC-OSC2 as RA6, OSC1 as RA7
OSC = INTIO7 INTRC-OSC2 as Clock Out, OSC1 as RA7
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
PWRT = ON Enabled
PWRT = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 227
![Page 234: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/234.jpg)
Configuration Settings
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
Watchdog Postscaler:
MCLR Enable:
T1 Oscillator Enable:
ECCP2 MUX:
Stack Overflow Reset:
BOREN = OFF Disabled
BOREN = ON SBOREN Enabled
BOREN = NOSLP Enabled except Sleep, SBOREN Disabled
BOREN = SBORDIS Enabled, SBOREN Disabled
BORV = 46 4.5V
BORV = 43 4.2V
BORV = 28 2.7V
BORV = 21 2.0V
WDT = OFF Disabled
WDT = ON Enabled
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF Disabled
MCLRE = ON Enabled
LPT1OSC = OFF Disabled
LPT1OSC = ON Enabled
CCP2MX = PORTBE Multiplexed with RB3
CCP2MX = PORTC Multiplexed with RC1
STVREN = OFF Disabled
STVREN = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 228
![Page 235: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/235.jpg)
Configuration Settings
Low Voltage ICSP:
Boot Block Size:
XINST Enable:
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
Code Protection Block 2:
Code Protection Block 3:
Code Protection Block 4:
Code Protection Block 5:
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
LVP = OFF Disabled
LVP = ON Enabled
BBSIZ = BB2K 2Kb Boot Block
BBSIZ = BB4K 4Kb Boot Block
BBSIZ = BB8K 8Kb Boot Block
XINST = OFF Disabled
XINST = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CP2 = ON Enabled
CP2 = OFF Disabled
CP3 = ON Enabled
CP3 = OFF Disabled
CP4 = ON Enabled
CP4 = OFF Disabled
CP5 = ON Enabled
CP5 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 229
![Page 236: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/236.jpg)
Configuration Settings
Write Protection Block 1:
Write Protection Block 2:
Write Protection Block 3:
Write Protection Block 4:
Write Protection Block 5:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
Table Read Protection Block 2:
Table Read Protection Block 3:
Table Read Protection Block 4:
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRT2 = ON Enabled
WRT2 = OFF Disabled
WRT3 = ON Enabled
WRT3 = OFF Disabled
WRT4 = ON Enabled
WRT4 = OFF Disabled
WRT5 = ON Enabled
WRT5 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
EBTR3 = ON Enabled
EBTR3 = OFF Disabled
EBTR4 = ON Enabled
EBTR4 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 230
![Page 237: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/237.jpg)
Configuration Settings
Table Read Protection Block 5:
Boot Block Table Read Protection:
PIC18F6680
Oscillator Selection bits:
Osc. Switch Enable:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
EBTR5 = ON Enabled
EBTR5 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC with OSC2 as divide by 4 clock out
OSC = EC EC with OSC2 as divide by 4 clock out
OSC = ECIO EC with OSC2 as RA6
OSC = HSPLL HS with HW enabled 4xPLL
OSC = RCIO RC with OSC2 as RA6
OSC = ECIOPLL EC with OSC2 as RA6 and HW enabled 4xPLL
OSC = ECIOSWPLL EC with OSC2 as RA6 and SW enabled 4xPLL
OSC = HSSWPLL HS with SW enabled 4xPLL
OSCS = ON Enabled
OSCS = OFF Disabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOR = OFF Disabled
BOR = ON Enabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 20 2.0V
WDT = OFF HW Disabled - SW Controlled
WDT = ON HW Enabled - SW Disabled
© 2005 Microchip Technology Inc. DS51537D-page 231
![Page 238: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/238.jpg)
Configuration Settings
Watchdog Postscaler:
MCLR Enable:
CCP2 MUX bit:
Stack Overflow Reset:
Low Voltage ICSP:
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
Code Protection Block 2:
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF Disabled
MCLRE = ON Enabled
CCP2MX = OFF CCP2 input/output is multiplexed with RE7
CCP2MX = ON CCP2 input/output is multiplexed with RC1
STVR = OFF Disabled
STVR = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CP2 = ON Enabled
CP2 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 232
![Page 239: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/239.jpg)
Configuration Settings
Code Protection Block 3:
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Write Protection Block 2:
Write Protection Block 3:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
Table Read Protection Block 2:
CP3 = ON Enabled
CP3 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRT2 = ON Enabled
WRT2 = OFF Disabled
WRT3 = ON Enabled
WRT3 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 233
![Page 240: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/240.jpg)
Configuration Settings
Table Read Protection Block 3:
Boot Block Table Read Protection:
PIC18F66J10
Background Debugger Enable:
Extended Instruction Set Enable:
Stack Overflow Reset:
Watchdog Timer:
Code Protection:
Fail-Safe Clock Monitor:
Internal/External Switch Over:
Default/Reset System Clock Select:
Oscillator Selection bits:
EBTR3 = ON Enabled
EBTR3 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
XINST = OFF Disabled
XINST = ON Enabled
STVREN = OFF Disabled
STVREN = ON Enabled
WDTEN = OFF Disabled
WDTEN = ON Enabled
CP0 = ON Enabled
CP0 = OFF Disabled
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
FOSC2 = OFF When SCS1:SCS0 = 00, INTRC is the clock source
FOSC2 = ON When SCS1:SCS0 = 00, FOSC1:FOSC0 sets the clock source
FOSC = HS HS oscillator
FOSC = HSPLL HS oscillator, Software Controlled PLL
FOSC = EC External Clock
FOSC = ECPLL External Clock, Software Controlled PLL
© 2005 Microchip Technology Inc. DS51537D-page 234
![Page 241: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/241.jpg)
Configuration Settings
Watchdog Postscaler:
CCP2 MUX:
PIC18F66J15
Background Debugger Enable:
Extended Instruction Set Enable:
Stack Overflow Reset:
Watchdog Timer:
Code Protection:
Fail-Safe Clock Monitor:
Internal/External Switch Over:
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
CCP2MX = ALTERNATE Multiplexed with RB3
CCP2MX = DEFAULT Multiplexed with RC1
DEBUG = ON Enabled
DEBUG = OFF Disabled
XINST = OFF Disabled
XINST = ON Enabled
STVREN = OFF Disabled
STVREN = ON Enabled
WDTEN = OFF Disabled
WDTEN = ON Enabled
CP0 = ON Enabled
CP0 = OFF Disabled
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 235
![Page 242: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/242.jpg)
Configuration Settings
Default/Reset System Clock Select:
Oscillator Selection bits:
Watchdog Postscaler:
CCP2 MUX:
PIC18F66J60
Background Debugger Enable:
Extended Instruction Set Enable:
Stack Overflow Reset:
Watchdog Timer:
FOSC2 = OFF When SCS1:SCS0 = 00, INTRC is the clock source
FOSC2 = ON When SCS1:SCS0 = 00, FOSC1:FOSC0 sets the clock source
FOSC = HS HS oscillator
FOSC = HSPLL HS oscillator, Software Controlled PLL
FOSC = EC External Clock
FOSC = ECPLL External Clock, Software Controlled PLL
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
CCP2MX = ALTERNATE Multiplexed with RB3
CCP2MX = DEFAULT Multiplexed with RC1
DEBUG = ON Enabled
DEBUG = OFF Disabled
XINST = OFF Disabled
XINST = ON Enabled
STVR = OFF Disabled
STVR = ON Enabled
WDT = OFF Disabled
WDT = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 236
![Page 243: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/243.jpg)
Configuration Settings
Code Protection:
Fail-Safe Clock Monitor:
Internal/External Switch Over:
Default/Reset System Clock Select Bit:
Oscillator Selection bits:
Watchdog Postscaler:
Ethernet LED Enable:
CP0 = ON Enabled
CP0 = OFF Disabled
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
FOSC2 = OFF INTRC as system clock when OSCCON<1:0> = 00
FOSC2 = ON FOSC<1:0> selects system clock for OSCCON<1:0> = 00
FOSC = HS HS oscillator
FOSC = HSPLL HS oscillator, Software Controlled PLL
FOSC = EC External Clock
FOSC = ECPLL External Clock, Software Controlled PLL
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
ETHLED = OFF Disabled
ETHLED = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 237
![Page 244: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/244.jpg)
Configuration Settings
PIC18F66J65
Background Debugger Enable:
Extended Instruction Set Enable:
Stack Overflow Reset:
Watchdog Timer:
Code Protection:
Fail-Safe Clock Monitor:
Internal/External Switch Over:
Default/Reset System Clock Select Bit:
Oscillator Selection bits:
DEBUG = ON Enabled
DEBUG = OFF Disabled
XINST = OFF Disabled
XINST = ON Enabled
STVR = OFF Disabled
STVR = ON Enabled
WDT = OFF Disabled
WDT = ON Enabled
CP0 = ON Enabled
CP0 = OFF Disabled
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
FOSC2 = OFF INTRC as system clock when OSCCON<1:0> = 00
FOSC2 = ON FOSC<1:0> selects system clock for OSCCON<1:0> = 00
FOSC = HS HS oscillator
FOSC = HSPLL HS oscillator, Software Controlled PLL
FOSC = EC External Clock
FOSC = ECPLL External Clock, Software Controlled PLL
© 2005 Microchip Technology Inc. DS51537D-page 238
![Page 245: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/245.jpg)
Configuration Settings
Watchdog Postscaler:
Ethernet LED Enable:
PIC18F6720
Oscillator Selection:
Osc. Switch Enable:
Power-up Timer:
Brown-out Reset:
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
ETHLED = OFF Disabled
ETHLED = ON Enabled
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO RC-OSC2 as RA6
OSCS = ON Enabled
OSCS = OFF Disabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOR = OFF Disabled
BOR = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 239
![Page 246: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/246.jpg)
Configuration Settings
Brown-out Voltage:
Watchdog Timer:
Watchdog Postscaler:
CCP2 MUX:
Stack Overflow Reset:
Low Voltage ICSP:
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
Code Protection Block 2:
Code Protection Block 3:
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 25 2.5V
WDT = OFF Disabled
WDT = ON Enabled
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
CCP2MUX = OFF Disabled
CCP2MUX = ON Enabled
STVR = OFF Disabled
STVR = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CP2 = ON Enabled
CP2 = OFF Disabled
CP3 = ON Enabled
CP3 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 240
![Page 247: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/247.jpg)
Configuration Settings
Code Protection Block 4:
Code Protection Block 5:
Code Protection Block 6:
Code Protection Block 7:
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Write Protection Block 2:
Write Protection Block 3:
Write Protection Block 4:
Write Protection Block 5:
Write Protection Block 6:
CP4 = ON Enabled
CP4 = OFF Disabled
CP5 = ON Enabled
CP5 = OFF Disabled
CP6 = ON Enabled
CP6 = OFF Disabled
CP7 = ON Enabled
CP7 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRT2 = ON Enabled
WRT2 = OFF Disabled
WRT3 = ON Enabled
WRT3 = OFF Disabled
WRT4 = ON Enabled
WRT4 = OFF Disabled
WRT5 = ON Enabled
WRT5 = OFF Disabled
WRT6 = ON Enabled
WRT6 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 241
![Page 248: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/248.jpg)
Configuration Settings
Write Protection Block 7:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
Table Read Protection Block 2:
Table Read Protection Block 3:
Table Read Protection Block 4:
Table Read Protection Block 5:
Table Read Protection Block 6:
Table Read Protection Block 7:
Boot Block Table Read Protection:
WRT7 = ON Enabled
WRT7 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
EBTR3 = ON Enabled
EBTR3 = OFF Disabled
EBTR4 = ON Enabled
EBTR4 = OFF Disabled
EBTR5 = ON Enabled
EBTR5 = OFF Disabled
EBTR6 = ON Enabled
EBTR6 = OFF Disabled
EBTR7 = ON Enabled
EBTR7 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 242
![Page 249: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/249.jpg)
Configuration Settings
PIC18F6722
Oscillator Selection:
Fail-Safe Clock Monitor:
Internal External Osc. Switch Over:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO6 EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO6 RC-OSC2 as RA6
OSC = INTIO67 INTRC-OSC2 as RA6, OSC1 as RA7
OSC = INTIO7 INTRC-OSC2 as Clock Out, OSC1 as RA7
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOREN = OFF Disabled
BOREN = ON SBOREN Enabled
BOREN = NOSLP Enabled except Sleep, SBOREN Disabled
BOREN = SBORDIS Enabled, SBOREN Disabled
BORV = 46 4.5V
BORV = 43 4.2V
BORV = 28 2.7V
BORV = 21 2.0V
WDT = OFF Disabled
WDT = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 243
![Page 250: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/250.jpg)
Configuration Settings
Watchdog Postscaler:
MCLR Enable:
T1 Oscillator Enable:
ECCP2 MUX:
Stack Overflow Reset:
Low Voltage ICSP:
Boot Block Size:
XINST Enable:
Background Debugger Enable:
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF Disabled
MCLRE = ON Enabled
LPT1OSC = OFF Disabled
LPT1OSC = ON Enabled
CCP2MX = PORTBE Multiplexed with RB3
CCP2MX = PORTC Multiplexed with RC1
STVREN = OFF Disabled
STVREN = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
BBSIZ = BB2K 2Kb Boot Block
BBSIZ = BB4K 4Kb Boot Block
BBSIZ = BB8K 8Kb Boot Block
XINST = OFF Disabled
XINST = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 244
![Page 251: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/251.jpg)
Configuration Settings
Code Protection Block 0:
Code Protection Block 1:
Code Protection Block 2:
Code Protection Block 3:
Code Protection Block 4:
Code Protection Block 5:
Code Protection Block 6:
Code Protection Block 7:
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Write Protection Block 2:
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CP2 = ON Enabled
CP2 = OFF Disabled
CP3 = ON Enabled
CP3 = OFF Disabled
CP4 = ON Enabled
CP4 = OFF Disabled
CP5 = ON Enabled
CP5 = OFF Disabled
CP6 = ON Enabled
CP6 = OFF Disabled
CP7 = ON Enabled
CP7 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRT2 = ON Enabled
WRT2 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 245
![Page 252: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/252.jpg)
Configuration Settings
Write Protection Block 3:
Write Protection Block 4:
Write Protection Block 5:
Write Protection Block 6:
Write Protection Block 7:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
Table Read Protection Block 2:
Table Read Protection Block 3:
Table Read Protection Block 4:
WRT3 = ON Enabled
WRT3 = OFF Disabled
WRT4 = ON Enabled
WRT4 = OFF Disabled
WRT5 = ON Enabled
WRT5 = OFF Disabled
WRT6 = ON Enabled
WRT6 = OFF Disabled
WRT7 = ON Enabled
WRT7 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
EBTR3 = ON Enabled
EBTR3 = OFF Disabled
EBTR4 = ON Enabled
EBTR4 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 246
![Page 253: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/253.jpg)
Configuration Settings
Table Read Protection Block 5:
Table Read Protection Block 6:
Table Read Protection Block 7:
Boot Block Table Read Protection:
PIC18F67J10
Background Debugger Enable:
Extended Instruction Set Enable:
Stack Overflow Reset:
Watchdog Timer:
Code Protection:
Fail-Safe Clock Monitor:
Internal/External Switch Over:
Default/Reset System Clock Select:
EBTR5 = ON Enabled
EBTR5 = OFF Disabled
EBTR6 = ON Enabled
EBTR6 = OFF Disabled
EBTR7 = ON Enabled
EBTR7 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
XINST = OFF Disabled
XINST = ON Enabled
STVREN = OFF Disabled
STVREN = ON Enabled
WDTEN = OFF Disabled
WDTEN = ON Enabled
CP0 = ON Enabled
CP0 = OFF Disabled
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
FOSC2 = OFF When SCS1:SCS0 = 00, INTRC is the clock source
FOSC2 = ON When SCS1:SCS0 = 00, FOSC1:FOSC0 sets the clock source
© 2005 Microchip Technology Inc. DS51537D-page 247
![Page 254: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/254.jpg)
Configuration Settings
Oscillator Selection bits:
Watchdog Postscaler:
CCP2 MUX:
PIC18F67J60
Background Debugger Enable:
Extended Instruction Set Enable:
Stack Overflow Reset:
Watchdog Timer:
Code Protection:
FOSC = HS HS oscillator
FOSC = HSPLL HS oscillator, Software Controlled PLL
FOSC = EC External Clock
FOSC = ECPLL External Clock, Software Controlled PLL
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
CCP2MX = ALTERNATE Multiplexed with RB3
CCP2MX = DEFAULT Multiplexed with RC1
DEBUG = ON Enabled
DEBUG = OFF Disabled
XINST = OFF Disabled
XINST = ON Enabled
STVR = OFF Disabled
STVR = ON Enabled
WDT = OFF Disabled
WDT = ON Enabled
CP0 = ON Enabled
CP0 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 248
![Page 255: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/255.jpg)
Configuration Settings
Fail-Safe Clock Monitor:
Internal/External Switch Over:
Default/Reset System Clock Select Bit:
Oscillator Selection bits:
Watchdog Postscaler:
Ethernet LED Enable:
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
FOSC2 = OFF INTRC as system clock when OSCCON<1:0> = 00
FOSC2 = ON FOSC<1:0> selects system clock for OSCCON<1:0> = 00
FOSC = HS HS oscillator
FOSC = HSPLL HS oscillator, Software Controlled PLL
FOSC = EC External Clock
FOSC = ECPLL External Clock, Software Controlled PLL
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
ETHLED = OFF Disabled
ETHLED = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 249
![Page 256: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/256.jpg)
Configuration Settings
PIC18F8310
Oscillator Selection:
Fail-Safe Clock Monitor:
Internal External Osc. Switch Over:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC-OSC2 as Clock Out
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO RC-OSC2 as RA6
OSC = INTIO67 INTRC-OSC2 as RA6, OSC1 as RA7
OSC = INTIO7 INTRC-OSC2 as Clock Out, OSC1 as RA7
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOREN = OFF Disabled
BOREN = ON SBOREN Enabled
BOREN = NOSLP Enabled except Sleep, SBOREN Disabled
BOREN = SBORDIS Enabled, SBOREN Disabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 25 2.5V
WDT = OFF Disabled
WDT = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 250
![Page 257: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/257.jpg)
Configuration Settings
Watchdog Postscaler:
Processor Mode Selection:
External Data Bus Width:
External Bus Data Wait:
MCLR Enable:
Low Power Timer1 Selection:
CCP2 MUX:
Stack Overflow Reset:
Extended Instruction set Enable:
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
PM = EM Extended Microcontroller mode
PM = MPB Microprocessor with Boot Block mode
PM = MP Microprocessor mode
PM = MC Microcontroller mode
BW = 8 8-bit External Data Bus Width
BW = 16 16-bit External Data Bus Width
WAIT = ON Enabled
WAIT = OFF Disabled
MCLRE = OFF Disabled
MCLRE = ON Enabled
LPT1OSC = OFF High Power, High noise immunity T1OSC selected
LPT1OSC = ON Low Power, Low noise immunity T1OSC selected
CCP2MX = PORTBE CCP2 input/output is multiplexed with RE7/RB3
CCP2MX = PORTC CCP2 input/output is multiplexed with RC1
STVREN = OFF Disabled
STVREN = ON Enabled
XINST = OFF Disabled
XINST = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 251
![Page 258: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/258.jpg)
Configuration Settings
Background Debugger Enable:
Code Protection:
Table Read Protection Internal Memory:
PIC18F8390
Oscillator Selection:
Fail-Safe Clock Monitor:
Internal External Osc. Switch Over:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP = ON Enabled
CP = OFF Disabled
EBTR = ON Enabled
EBTR = OFF Disabled
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC-OSC2 as Clock Out
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO RC-OSC2 as RA6
OSC = INTIO67 INTRC-OSC2 as RA6, OSC1 as RA7
OSC = INTIO7 INTRC-OSC2 as Clock Out, OSC1 as RA7
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOREN = OFF Disabled
BOREN = ON SBOREN Enabled
BOREN = NOSLP Enabled except Sleep, SBOREN Disabled
BOREN = SBORDIS Enabled, SBOREN Disabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 25 2.5V
© 2005 Microchip Technology Inc. DS51537D-page 252
![Page 259: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/259.jpg)
Configuration Settings
Watchdog Timer:
Watchdog Postscaler:
MCLR Enable:
Low Power Timer1 Selection:
CCP2 MUX:
Stack Overflow Reset:
Extended Instruction set Enable:
Background Debugger Enable:
Code Protection:
WDT = OFF Disabled
WDT = ON Enabled
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF Disabled
MCLRE = ON Enabled
LPT1OSC = OFF High Power, High noise immunity T1OSC selected
LPT1OSC = ON Low Power, Low noise immunity T1OSC selected
CCP2MX = PORTBE CCP2 input/output is multiplexed with RE7/RB3
CCP2MX = PORTC CCP2 input/output is multiplexed with RC1
STVREN = OFF Disabled
STVREN = ON Enabled
XINST = OFF Disabled
XINST = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP = ON Enabled
CP = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 253
![Page 260: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/260.jpg)
Configuration Settings
Table Read Protection Internal Memory:
PIC18F8410
Oscillator Selection:
Fail-Safe Clock Monitor:
Internal External Osc. Switch Over:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
EBTR = ON Enabled
EBTR = OFF Disabled
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC-OSC2 as Clock Out
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO RC-OSC2 as RA6
OSC = INTIO67 INTRC-OSC2 as RA6, OSC1 as RA7
OSC = INTIO7 INTRC-OSC2 as Clock Out, OSC1 as RA7
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOREN = OFF Disabled
BOREN = ON SBOREN Enabled
BOREN = NOSLP Enabled except Sleep, SBOREN Disabled
BOREN = SBORDIS Enabled, SBOREN Disabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 25 2.5V
WDT = OFF Disabled
WDT = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 254
![Page 261: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/261.jpg)
Configuration Settings
Watchdog Postscaler:
Processor Mode Selection:
External Data Bus Width:
External Bus Data Wait:
MCLR Enable:
Low Power Timer1 Selection:
CCP2 MUX:
Stack Overflow Reset:
Extended Instruction set Enable:
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
PM = EM Extended Microcontroller mode
PM = MPB Microprocessor with Boot Block mode
PM = MP Microprocessor mode
PM = MC Microcontroller mode
BW = 8 8-bit External Data Bus Width
BW = 16 16-bit External Data Bus Width
WAIT = ON Enabled
WAIT = OFF Disabled
MCLRE = OFF Disabled
MCLRE = ON Enabled
LPT1OSC = OFF High Power, High noise immunity T1OSC selected
LPT1OSC = ON Low Power, Low noise immunity T1OSC selected
CCP2MX = PORTBE CCP2 input/output is multiplexed with RE7/RB3
CCP2MX = PORTC CCP2 input/output is multiplexed with RC1
STVREN = OFF Disabled
STVREN = ON Enabled
XINST = OFF Disabled
XINST = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 255
![Page 262: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/262.jpg)
Configuration Settings
Background Debugger Enable:
Code Protection:
Table Read Protection Internal Memory:
PIC18F8490
Oscillator Selection:
Fail-Safe Clock Monitor:
Internal External Osc. Switch Over:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP = ON Enabled
CP = OFF Disabled
EBTR = ON Enabled
EBTR = OFF Disabled
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC-OSC2 as Clock Out
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO RC-OSC2 as RA6
OSC = INTIO67 INTRC-OSC2 as RA6, OSC1 as RA7
OSC = INTIO7 INTRC-OSC2 as Clock Out, OSC1 as RA7
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOREN = OFF Disabled
BOREN = ON SBOREN Enabled
BOREN = NOSLP Enabled except Sleep, SBOREN Disabled
BOREN = SBORDIS Enabled, SBOREN Disabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 25 2.5V
© 2005 Microchip Technology Inc. DS51537D-page 256
![Page 263: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/263.jpg)
Configuration Settings
Watchdog Timer:
Watchdog Postscaler:
MCLR Enable:
Low Power Timer1 Selection:
CCP2 MUX:
Stack Overflow Reset:
Extended Instruction set Enable:
Background Debugger Enable:
Code Protection:
WDT = OFF Disabled
WDT = ON Enabled
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF Disabled
MCLRE = ON Enabled
LPT1OSC = OFF High Power, High noise immunity T1OSC selected
LPT1OSC = ON Low Power, Low noise immunity T1OSC selected
CCP2MX = PORTBE CCP2 input/output is multiplexed with RE7/RB3
CCP2MX = PORTC CCP2 input/output is multiplexed with RC1
STVREN = OFF Disabled
STVREN = ON Enabled
XINST = OFF Disabled
XINST = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP = ON Enabled
CP = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 257
![Page 264: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/264.jpg)
Configuration Settings
Table Read Protection Internal Memory:
PIC18F84J15
Background Debugger Enable:
Extended Instruction Set Enable:
Stack Overflow Reset:
Watchdog Timer:
Code Protection:
Fail-Safe Clock Monitor:
Internal/External Switch Over:
Default/Reset System Clock Select:
Oscillator Selection bits:
EBTR = ON Enabled
EBTR = OFF Disabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
XINST = OFF Disabled
XINST = ON Enabled
STVREN = OFF Disabled
STVREN = ON Enabled
WDTEN = OFF Disabled
WDTEN = ON Enabled
CP0 = ON Enabled
CP0 = OFF Disabled
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
FOSC2 = OFF When SCS1:SCS0 = 00, INTRC is the clock source
FOSC2 = ON When SCS1:SCS0 = 00, FOSC1:FOSC0 sets the clock source
FOSC = HS HS oscillator
FOSC = HSPLL HS oscillator, Software Controlled PLL
FOSC = EC External Clock
FOSC = ECPLL External Clock, Software Controlled PLL
© 2005 Microchip Technology Inc. DS51537D-page 258
![Page 265: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/265.jpg)
Configuration Settings
Watchdog Postscaler:
External Bus Data Wait:
Data Bus Width Select:
Processor Mode Selection:
External Address Bus Shift Enable:
ECCP MUX:
CCP2 MUX:
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
WAIT = ON Enabled
WAIT = OFF Disabled
BW = 8 8-bit external bus
BW = 16 16-bit external bus
MODE = MM Microcontroller mode - External bus disabled
MODE = XM12 Extended Microcontroller mode - 12-bit Address mode
MODE = XM16 Extended Microcontroller mode - 16-bit Address mode
MODE = XM20 Extended Microcontroller mode - 20-bit Address mode
EASHFT = OFF External bus reflects PC value
EASHFT = ON External bus starts at 000000h
ECCPMX = ALTERNATE Multiplexed with RH7:4
ECCPMX = DEFAULT Multiplexed with RE6:3
CCP2MX = ALTERNATE Multiplexed with RB3
CCP2MX = DEFAULT Multiplexed with RC1
© 2005 Microchip Technology Inc. DS51537D-page 259
![Page 266: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/266.jpg)
Configuration Settings
PIC18F8520
Oscillator Selection:
Osc. Switch Enable:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
Watchdog Postscaler:
Processor Mode Selection:
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC-OSC2 as Clock Out
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO RC-OSC2 as RA6
OSCS = ON Enabled
OSCS = OFF Disabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOR = OFF Disabled
BOR = ON Enabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 25 2.5V
WDT = OFF Disabled
WDT = ON Enabled
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
MODE = EM Extended Microcontroller mode
MODE = MPB Microprocessor with Boot Block mode
MODE = MP Microprocessor mode
MODE = MC Microcontroller mode
© 2005 Microchip Technology Inc. DS51537D-page 260
![Page 267: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/267.jpg)
Configuration Settings
External Bus Data Wait:
CCP2 MUX:
Stack Overflow Reset:
Low Voltage ICSP:
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
Code Protection Block 2:
Code Protection Block 3:
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
WAIT = ON Enabled
WAIT = OFF Disabled
CCP2MUX = OFF Uses RE7
CCP2MUX = RE7 Uses RE7
CCP2MUX = ON Uses RC1
CCP2MUX = RC1 Uses RC1
STVR = OFF Disabled
STVR = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CP2 = ON Enabled
CP2 = OFF Disabled
CP3 = ON Enabled
CP3 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 261
![Page 268: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/268.jpg)
Configuration Settings
Write Protection Block 1:
Write Protection Block 2:
Write Protection Block 3:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
Table Read Protection Block 2:
Table Read Protection Block 3:
Boot Block Table Read Protection:
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRT2 = ON Enabled
WRT2 = OFF Disabled
WRT3 = ON Enabled
WRT3 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
EBTR3 = ON Enabled
EBTR3 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 262
![Page 269: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/269.jpg)
Configuration Settings
PIC18F8525
Oscillator Selection:
Osc. Switch Enable:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO RC-OSC2 as RA6
OSC = ECIOPLL EC-OSC2 as RA6 and PLL
OSC = ECIOSWPLL EC-OSC2 as RA6 and SW PLL
OSC = HSSWPLL HS with SW PLL
OSCS = ON Enabled
OSCS = OFF Disabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOR = OFF Disabled
BOR = ON Enabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 20 2.0V
WDT = OFF Disabled
WDT = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 263
![Page 270: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/270.jpg)
Configuration Settings
Watchdog Postscaler:
Processor Mode Selection:
External Bus Data Wait:
MCLR Enable:
ECCP MUX:
CCP2 MUX:
Stack Overflow Reset:
Low Voltage ICSP:
Background Debugger Enable:
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MODE = EM Extended Microcontroller mode
MODE = MPB Microprocessor with Boot Block mode
MODE = MP Microprocessor mode
MODE = MC Microcontroller mode
WAIT = ON Enabled
WAIT = OFF Disabled
MCLRE = OFF Disabled
MCLRE = ON Enabled
ECCPMX = PORTH Multiplexed with RH7:4
ECCPMX = PORTE Multiplexed with RE6:3
CCP2MX = PORTBE Multiplexed with RB3 or RE7
CCP2MX = PORTC Multiplexed with RC1
STVR = OFF Disabled
STVR = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 264
![Page 271: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/271.jpg)
Configuration Settings
Code Protection Block 0:
Code Protection Block 1:
Code Protection Block 2:
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Write Protection Block 2:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CP2 = ON Enabled
CP2 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRT2 = ON Enabled
WRT2 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 265
![Page 272: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/272.jpg)
Configuration Settings
Table Read Protection Block 2:
Boot Block Table Read Protection:
PIC18F8527
Oscillator Selection:
Fail-Safe Clock Monitor:
Internal External Osc. Switch Over:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO6 EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO6 RC-OSC2 as RA6
OSC = INTIO67 INTRC-OSC2 as RA6, OSC1 as RA7
OSC = INTIO7 INTRC-OSC2 as Clock Out, OSC1 as RA7
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOREN = OFF Disabled
BOREN = ON SBOREN Enabled
BOREN = NOSLP Enabled except Sleep, SBOREN Disabled
BOREN = SBORDIS Enabled, SBOREN Disabled
BORV = 46 4.5V
BORV = 43 4.2V
BORV = 28 2.7V
BORV = 21 2.0V
WDT = OFF Disabled
WDT = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 266
![Page 273: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/273.jpg)
Configuration Settings
Watchdog Postscaler:
Processor Mode Selection:
External Bus Address Width:
External Bus Data Width:
External Bus Data Wait:
MCLR Enable:
T1 Oscillator Enable:
ECCP MUX:
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MODE = EM Extended Microcontroller mode
MODE = MPB Microprocessor with Boot Block mode
MODE = MP Microprocessor mode
MODE = MC Microcontroller mode
ADDRBW = ADDR8BIT 8-bit Address Bus
ADDRBW = ADDR12BIT 12-bit Address Bus
ADDRBW = ADDR16BIT 16-bit Address Bus
ADDRBW = ADDR20BIT 20-bit Address Bus
DATABW = DATA8BIT 8-bit Data Bus
DATABW = DATA16BIT 16-bit Data Bus
WAIT = ON Enabled
WAIT = OFF Disabled
MCLRE = OFF Disabled
MCLRE = ON Enabled
LPT1OSC = OFF Disabled
LPT1OSC = ON Enabled
ECCPMX = PORTH Multiplexed with RH7:4
ECCPMX = PORTE Multiplexed with RE6:3
© 2005 Microchip Technology Inc. DS51537D-page 267
![Page 274: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/274.jpg)
Configuration Settings
ECCP2 MUX:
Stack Overflow Reset:
Low Voltage ICSP:
Boot Block Size:
XINST Enable:
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
Code Protection Block 2:
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
CCP2MX = PORTB Multiplexed with RB3
CCP2MX = PORTC Multiplexed with RC1
STVREN = OFF Disabled
STVREN = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
BBSIZ = BB2K 2Kb Boot Block
BBSIZ = BB4K 4Kb Boot Block
BBSIZ = BB8K 8Kb Boot Block
XINST = OFF Disabled
XINST = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CP2 = ON Enabled
CP2 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 268
![Page 275: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/275.jpg)
Configuration Settings
Write Protection Block 2:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
Table Read Protection Block 2:
Boot Block Table Read Protection:
PIC18F8585
Oscillator Selection bits:
Osc. Switch Enable:
WRT2 = ON Enabled
WRT2 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC with OSC2 as divide by 4 clock out
OSC = EC EC with OSC2 as divide by 4 clock out
OSC = ECIO EC with OSC2 as RA6
OSC = HSPLL HS with HW enabled 4xPLL
OSC = RCIO RC with OSC2 as RA6
OSC = ECIOPLL EC with OSC2 as RA6 and HW enabled 4xPLL
OSC = ECIOSWPLL EC with OSC2 as RA6 and SW enabled 4xPLL
OSC = HSSWPLL HS with SW enabled 4xPLL
OSCS = ON Enabled
OSCS = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 269
![Page 276: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/276.jpg)
Configuration Settings
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
Watchdog Postscaler:
Processor Mode Selection:
External Bus Data Wait:
MCLR Enable:
PWRT = ON Enabled
PWRT = OFF Disabled
BOR = OFF Disabled
BOR = ON Enabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 20 2.0V
WDT = OFF HW Disabled - SW Controlled
WDT = ON HW Enabled - SW Disabled
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MODE = EM Extended Microcontroller mode
MODE = MPB Microprocessor with Boot Block mode
MODE = MP Microprocessor mode
MODE = MC Microcontroller mode
WAIT = ON Enabled
WAIT = OFF Disabled
MCLRE = OFF Disabled
MCLRE = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 270
![Page 277: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/277.jpg)
Configuration Settings
CCP2 MUX bit:
Stack Overflow Reset:
Low Voltage ICSP:
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
Code Protection Block 2:
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Write Protection Block 2:
Boot Block Write Protection:
CCP2MX = OFF CCP2 input/output is multiplexed with RE7
CCP2MX = ON CCP2 input/output is multiplexed with RC1
STVR = OFF Disabled
STVR = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CP2 = ON Enabled
CP2 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRT2 = ON Enabled
WRT2 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 271
![Page 278: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/278.jpg)
Configuration Settings
Configuration Register Write Protection:
Data EEPROM Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
Table Read Protection Block 2:
Boot Block Table Read Protection:
PIC18F85J10
Background Debugger Enable:
Extended Instruction Set Enable:
Stack Overflow Reset:
Watchdog Timer:
Code Protection:
Fail-Safe Clock Monitor:
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
XINST = OFF Disabled
XINST = ON Enabled
STVREN = OFF Disabled
STVREN = ON Enabled
WDTEN = OFF Disabled
WDTEN = ON Enabled
CP0 = ON Enabled
CP0 = OFF Disabled
FCMEN = OFF Disabled
FCMEN = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 272
![Page 279: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/279.jpg)
Configuration Settings
Internal/External Switch Over:
Default/Reset System Clock Select:
Oscillator Selection bits:
Watchdog Postscaler:
External Bus Data Wait:
Data Bus Width Select:
Processor Mode Selection:
IESO = OFF Disabled
IESO = ON Enabled
FOSC2 = OFF When SCS1:SCS0 = 00, INTRC is the clock source
FOSC2 = ON When SCS1:SCS0 = 00, FOSC1:FOSC0 sets the clock source
FOSC = HS HS oscillator
FOSC = HSPLL HS oscillator, Software Controlled PLL
FOSC = EC External Clock
FOSC = ECPLL External Clock, Software Controlled PLL
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
WAIT = ON Enabled
WAIT = OFF Disabled
BW = 8 8-bit external bus
BW = 16 16-bit external bus
MODE = MM Microcontroller mode - External bus disabled
MODE = XM12 Extended Microcontroller mode - 12-bit Address mode
MODE = XM16 Extended Microcontroller mode - 16-bit Address mode
MODE = XM20 Extended Microcontroller mode - 20-bit Address mode
© 2005 Microchip Technology Inc. DS51537D-page 273
![Page 280: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/280.jpg)
Configuration Settings
External Address Bus Shift Enable:
ECCP MUX:
CCP2 MUX:
PIC18F85J15
Background Debugger Enable:
Extended Instruction Set Enable:
Stack Overflow Reset:
Watchdog Timer:
Code Protection:
Fail-Safe Clock Monitor:
Internal/External Switch Over:
Default/Reset System Clock Select:
Oscillator Selection bits:
EASHFT = OFF External bus reflects PC value
EASHFT = ON External bus starts at 000000h
ECCPMX = ALTERNATE Multiplexed with RH7:4
ECCPMX = DEFAULT Multiplexed with RE6:3
CCP2MX = ALTERNATE Multiplexed with RB3
CCP2MX = DEFAULT Multiplexed with RC1
DEBUG = ON Enabled
DEBUG = OFF Disabled
XINST = OFF Disabled
XINST = ON Enabled
STVREN = OFF Disabled
STVREN = ON Enabled
WDTEN = OFF Disabled
WDTEN = ON Enabled
CP0 = ON Enabled
CP0 = OFF Disabled
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
FOSC2 = OFF When SCS1:SCS0 = 00, INTRC is the clock source
FOSC2 = ON When SCS1:SCS0 = 00, FOSC1:FOSC0 sets the clock source
FOSC = HS HS oscillator
FOSC = HSPLL HS oscillator, Software Controlled PLL
FOSC = EC External Clock
FOSC = ECPLL External Clock, Software Controlled PLL
© 2005 Microchip Technology Inc. DS51537D-page 274
![Page 281: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/281.jpg)
Configuration Settings
Watchdog Postscaler:
External Bus Data Wait:
Data Bus Width Select:
Processor Mode Selection:
External Address Bus Shift Enable:
ECCP MUX:
CCP2 MUX:
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
WAIT = ON Enabled
WAIT = OFF Disabled
BW = 8 8-bit external bus
BW = 16 16-bit external bus
MODE = MM Microcontroller mode - External bus disabled
MODE = XM12 Extended Microcontroller mode - 12-bit Address mode
MODE = XM16 Extended Microcontroller mode - 16-bit Address mode
MODE = XM20 Extended Microcontroller mode - 20-bit Address mode
EASHFT = OFF External bus reflects PC value
EASHFT = ON External bus starts at 000000h
ECCPMX = ALTERNATE Multiplexed with RH7:4
ECCPMX = DEFAULT Multiplexed with RE6:3
CCP2MX = ALTERNATE Multiplexed with RB3
CCP2MX = DEFAULT Multiplexed with RC1
© 2005 Microchip Technology Inc. DS51537D-page 275
![Page 282: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/282.jpg)
Configuration Settings
PIC18F8620
Oscillator Selection:
Osc. Switch Enable:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
Watchdog Postscaler:
Processor Mode Selection:
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO RC-OSC2 as RA6
OSCS = ON Enabled
OSCS = OFF Disabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOR = OFF Disabled
BOR = ON Enabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 25 2.5V
WDT = OFF Disabled
WDT = ON Enabled
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
MODE = EM Extended Microcontroller mode
MODE = MPB Microprocessor with Boot Block mode
MODE = MP Microprocessor mode
MODE = MC Microcontroller mode
© 2005 Microchip Technology Inc. DS51537D-page 276
![Page 283: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/283.jpg)
Configuration Settings
External Bus Data Wait:
CCP2 MUX:
Stack Overflow Reset:
Low Voltage ICSP:
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
Code Protection Block 2:
Code Protection Block 3:
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
WAIT = ON Enabled
WAIT = OFF Disabled
CCP2MUX = OFF Disabled
CCP2MUX = ON Enabled
STVR = OFF Disabled
STVR = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CP2 = ON Enabled
CP2 = OFF Disabled
CP3 = ON Enabled
CP3 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 277
![Page 284: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/284.jpg)
Configuration Settings
Write Protection Block 2:
Write Protection Block 3:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
Table Read Protection Block 2:
Table Read Protection Block 3:
Boot Block Table Read Protection:
WRT2 = ON Enabled
WRT2 = OFF Disabled
WRT3 = ON Enabled
WRT3 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
EBTR3 = ON Enabled
EBTR3 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 278
![Page 285: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/285.jpg)
Configuration Settings
PIC18F8621
Oscillator Selection:
Osc. Switch Enable:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO RC-OSC2 as RA6
OSC = ECIOPLL EC-OSC2 as RA6 and PLL
OSC = ECIOSWPLL EC-OSC2 as RA6 and SW PLL
OSC = HSSWPLL HS with SW PLL
OSCS = ON Enabled
OSCS = OFF Disabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOR = OFF Disabled
BOR = ON Enabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 20 2.0V
WDT = OFF Disabled
WDT = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 279
![Page 286: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/286.jpg)
Configuration Settings
Watchdog Postscaler:
Processor Mode Selection:
External Bus Data Wait:
MCLR Enable:
ECCP MUX:
CCP2 MUX:
Stack Overflow Reset:
Low Voltage ICSP:
Background Debugger Enable:
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MODE = EM Extended Microcontroller mode
MODE = MPB Microprocessor with Boot Block mode
MODE = MP Microprocessor mode
MODE = MC Microcontroller mode
WAIT = ON Enabled
WAIT = OFF Disabled
MCLRE = OFF Disabled
MCLRE = ON Enabled
ECCPMX = PORTH Multiplexed with RH7:4
ECCPMX = PORTE Multiplexed with RE6:3
CCP2MX = PORTBE Multiplexed with RB3 or RE7
CCP2MX = PORTC Multiplexed with RC1
STVR = OFF Disabled
STVR = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 280
![Page 287: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/287.jpg)
Configuration Settings
Code Protection Block 0:
Code Protection Block 1:
Code Protection Block 2:
Code Protection Block 3:
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Write Protection Block 2:
Write Protection Block 3:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CP2 = ON Enabled
CP2 = OFF Disabled
CP3 = ON Enabled
CP3 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRT2 = ON Enabled
WRT2 = OFF Disabled
WRT3 = ON Enabled
WRT3 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 281
![Page 288: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/288.jpg)
Configuration Settings
Table Read Protection Block 0:
Table Read Protection Block 1:
Table Read Protection Block 2:
Table Read Protection Block 3:
Boot Block Table Read Protection:
PIC18F8622
Oscillator Selection:
Fail-Safe Clock Monitor:
Internal External Osc. Switch Over:
Power-up Timer:
Brown-out Reset:
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
EBTR3 = ON Enabled
EBTR3 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO6 EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO6 RC-OSC2 as RA6
OSC = INTIO67 INTRC-OSC2 as RA6, OSC1 as RA7
OSC = INTIO7 INTRC-OSC2 as Clock Out, OSC1 as RA7
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOREN = OFF Disabled
BOREN = ON SBOREN Enabled
BOREN = NOSLP Enabled except Sleep, SBOREN Disabled
BOREN = SBORDIS Enabled, SBOREN Disabled
© 2005 Microchip Technology Inc. DS51537D-page 282
![Page 289: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/289.jpg)
Configuration Settings
Brown-out Voltage:
Watchdog Timer:
Watchdog Postscaler:
Processor Mode Selection:
External Bus Address Width:
External Bus Data Width:
External Bus Data Wait:
BORV = 46 4.5V
BORV = 43 4.2V
BORV = 28 2.7V
BORV = 21 2.0V
WDT = OFF Disabled
WDT = ON Enabled
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MODE = EM Extended Microcontroller mode
MODE = MPB Microprocessor with Boot Block mode
MODE = MP Microprocessor mode
MODE = MC Microcontroller mode
ADDRBW = ADDR8BIT 8-bit Address Bus
ADDRBW = ADDR12BIT 12-bit Address Bus
ADDRBW = ADDR16BIT 16-bit Address Bus
ADDRBW = ADDR20BIT 20-bit Address Bus
DATABW = DATA8BIT 8-bit Data Bus
DATABW = DATA16BIT 16-bit Data Bus
WAIT = ON Enabled
WAIT = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 283
![Page 290: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/290.jpg)
Configuration Settings
MCLR Enable:
T1 Oscillator Enable:
ECCP MUX:
ECCP2 MUX:
Stack Overflow Reset:
Low Voltage ICSP:
Boot Block Size:
XINST Enable:
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
Code Protection Block 2:
Code Protection Block 3:
MCLRE = OFF Disabled
MCLRE = ON Enabled
LPT1OSC = OFF Disabled
LPT1OSC = ON Enabled
ECCPMX = PORTH Multiplexed with RH7:4
ECCPMX = PORTE Multiplexed with RE6:3
CCP2MX = PORTB Multiplexed with RB3
CCP2MX = PORTC Multiplexed with RC1
STVREN = OFF Disabled
STVREN = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
BBSIZ = BB2K 2Kb Boot Block
BBSIZ = BB4K 4Kb Boot Block
BBSIZ = BB8K 8Kb Boot Block
XINST = OFF Disabled
XINST = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CP2 = ON Enabled
CP2 = OFF Disabled
CP3 = ON Enabled
CP3 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 284
![Page 291: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/291.jpg)
Configuration Settings
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Write Protection Block 2:
Write Protection Block 3:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
Table Read Protection Block 2:
Table Read Protection Block 3:
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRT2 = ON Enabled
WRT2 = OFF Disabled
WRT3 = ON Enabled
WRT3 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
EBTR3 = ON Enabled
EBTR3 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 285
![Page 292: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/292.jpg)
Configuration Settings
Boot Block Table Read Protection:
PIC18F8627
Oscillator Selection:
Fail-Safe Clock Monitor:
Internal External Osc. Switch Over:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
EBTRB = ON Enabled
EBTRB = OFF Disabled
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO6 EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO6 RC-OSC2 as RA6
OSC = INTIO67 INTRC-OSC2 as RA6, OSC1 as RA7
OSC = INTIO7 INTRC-OSC2 as Clock Out, OSC1 as RA7
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOREN = OFF Disabled
BOREN = ON SBOREN Enabled
BOREN = NOSLP Enabled except Sleep, SBOREN Disabled
BOREN = SBORDIS Enabled, SBOREN Disabled
BORV = 46 4.5V
BORV = 43 4.2V
BORV = 28 2.7V
BORV = 21 2.0V
WDT = OFF Disabled
WDT = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 286
![Page 293: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/293.jpg)
Configuration Settings
Watchdog Postscaler:
Processor Mode Selection:
External Bus Address Width:
External Bus Data Width:
External Bus Data Wait:
MCLR Enable:
T1 Oscillator Enable:
ECCP MUX:
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MODE = EM Extended Microcontroller mode
MODE = MPB Microprocessor with Boot Block mode
MODE = MP Microprocessor mode
MODE = MC Microcontroller mode
ADDRBW = ADDR8BIT 8-bit Address Bus
ADDRBW = ADDR12BIT 12-bit Address Bus
ADDRBW = ADDR16BIT 16-bit Address Bus
ADDRBW = ADDR20BIT 20-bit Address Bus
DATABW = DATA8BIT 8-bit Data Bus
DATABW = DATA16BIT 16-bit Data Bus
WAIT = ON Enabled
WAIT = OFF Disabled
MCLRE = OFF Disabled
MCLRE = ON Enabled
LPT1OSC = OFF Disabled
LPT1OSC = ON Enabled
ECCPMX = PORTH Multiplexed with RH7:4
ECCPMX = PORTE Multiplexed with RE6:3
© 2005 Microchip Technology Inc. DS51537D-page 287
![Page 294: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/294.jpg)
Configuration Settings
ECCP2 MUX:
Stack Overflow Reset:
Low Voltage ICSP:
Boot Block Size:
XINST Enable:
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
Code Protection Block 2:
Code Protection Block 3:
Code Protection Block 4:
Code Protection Block 5:
Boot Block Code Protection:
CCP2MX = PORTBE Multiplexed with RB3
CCP2MX = PORTC Multiplexed with RC1
STVREN = OFF Disabled
STVREN = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
BBSIZ = BB2K 2Kb Boot Block
BBSIZ = BB4K 4Kb Boot Block
BBSIZ = BB8K 8Kb Boot Block
XINST = OFF Disabled
XINST = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CP2 = ON Enabled
CP2 = OFF Disabled
CP3 = ON Enabled
CP3 = OFF Disabled
CP4 = ON Enabled
CP4 = OFF Disabled
CP5 = ON Enabled
CP5 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 288
![Page 295: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/295.jpg)
Configuration Settings
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Write Protection Block 2:
Write Protection Block 3:
Write Protection Block 4:
Write Protection Block 5:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
Table Read Protection Block 2:
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRT2 = ON Enabled
WRT2 = OFF Disabled
WRT3 = ON Enabled
WRT3 = OFF Disabled
WRT4 = ON Enabled
WRT4 = OFF Disabled
WRT5 = ON Enabled
WRT5 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 289
![Page 296: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/296.jpg)
Configuration Settings
Table Read Protection Block 3:
Table Read Protection Block 4:
Table Read Protection Block 5:
Boot Block Table Read Protection:
PIC18F8680
Oscillator Selection bits:
Osc. Switch Enable:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
EBTR3 = ON Enabled
EBTR3 = OFF Disabled
EBTR4 = ON Enabled
EBTR4 = OFF Disabled
EBTR5 = ON Enabled
EBTR5 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC with OSC2 as divide by 4 clock out
OSC = EC EC with OSC2 as divide by 4 clock out
OSC = ECIO EC with OSC2 as RA6
OSC = HSPLL HS with HW enabled 4xPLL
OSC = RCIO RC with OSC2 as RA6
OSC = ECIOPLL EC with OSC2 as RA6 and HW enabled 4xPLL
OSC = ECIOSWPLL EC with OSC2 as RA6 and SW enabled 4xPLL
OSC = HSSWPLL HS with SW enabled 4xPLL
OSCS = ON Enabled
OSCS = OFF Disabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOR = OFF Disabled
BOR = ON Enabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 20 2.0V
© 2005 Microchip Technology Inc. DS51537D-page 290
![Page 297: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/297.jpg)
Configuration Settings
Watchdog Timer:
Watchdog Postscaler:
Processor Mode Selection:
External Bus Data Wait:
MCLR Enable:
CCP2 MUX bit:
Stack Overflow Reset:
Low Voltage ICSP:
Background Debugger Enable:
WDT = OFF HW Disabled - SW Controlled
WDT = ON HW Enabled - SW Disabled
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MODE = EM Extended Microcontroller mode
MODE = MPB Microprocessor with Boot Block mode
MODE = MP Microprocessor mode
MODE = MC Microcontroller mode
WAIT = ON Enabled
WAIT = OFF Disabled
MCLRE = OFF Disabled
MCLRE = ON Enabled
CCP2MX = OFF CCP2 input/output is multiplexed with RE7
CCP2MX = ON CCP2 input/output is multiplexed with RC1
STVR = OFF Disabled
STVR = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 291
![Page 298: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/298.jpg)
Configuration Settings
Code Protection Block 0:
Code Protection Block 1:
Code Protection Block 2:
Code Protection Block 3:
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Write Protection Block 2:
Write Protection Block 3:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CP2 = ON Enabled
CP2 = OFF Disabled
CP3 = ON Enabled
CP3 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRT2 = ON Enabled
WRT2 = OFF Disabled
WRT3 = ON Enabled
WRT3 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 292
![Page 299: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/299.jpg)
Configuration Settings
Table Read Protection Block 0:
Table Read Protection Block 1:
Table Read Protection Block 2:
Table Read Protection Block 3:
Boot Block Table Read Protection:
PIC18F86J10
Background Debugger Enable:
Extended Instruction Set Enable:
Stack Overflow Reset:
Watchdog Timer:
Code Protection:
Fail-Safe Clock Monitor:
Internal/External Switch Over:
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
EBTR3 = ON Enabled
EBTR3 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
XINST = OFF Disabled
XINST = ON Enabled
STVREN = OFF Disabled
STVREN = ON Enabled
WDTEN = OFF Disabled
WDTEN = ON Enabled
CP0 = ON Enabled
CP0 = OFF Disabled
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 293
![Page 300: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/300.jpg)
Configuration Settings
Default/Reset System Clock Select:
Oscillator Selection bits:
Watchdog Postscaler:
External Bus Data Wait:
Data Bus Width Select:
Processor Mode Selection:
External Address Bus Shift Enable:
FOSC2 = OFF When SCS1:SCS0 = 00, INTRC is the clock source
FOSC2 = ON When SCS1:SCS0 = 00, FOSC1:FOSC0 sets the clock source
FOSC = HS HS oscillator
FOSC = HSPLL HS oscillator, Software Controlled PLL
FOSC = EC External Clock
FOSC = ECPLL External Clock, Software Controlled PLL
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
WAIT = ON Enabled
WAIT = OFF Disabled
BW = 8 8-bit external bus
BW = 16 16-bit external bus
MODE = MM Microcontroller mode - External bus disabled
MODE = XM12 Extended Microcontroller mode - 12-bit Address mode
MODE = XM16 Extended Microcontroller mode - 16-bit Address mode
MODE = XM20 Extended Microcontroller mode - 20-bit Address mode
EASHFT = OFF External bus reflects PC value
EASHFT = ON External bus starts at 000000h
© 2005 Microchip Technology Inc. DS51537D-page 294
![Page 301: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/301.jpg)
Configuration Settings
ECCP MUX:
CCP2 MUX:
PIC18F86J15
Background Debugger Enable:
Extended Instruction Set Enable:
Stack Overflow Reset:
Watchdog Timer:
Code Protection:
Fail-Safe Clock Monitor:
Internal/External Switch Over:
Default/Reset System Clock Select:
Oscillator Selection bits:
ECCPMX = ALTERNATE Multiplexed with RH7:4
ECCPMX = DEFAULT Multiplexed with RE6:3
CCP2MX = ALTERNATE Multiplexed with RB3
CCP2MX = DEFAULT Multiplexed with RC1
DEBUG = ON Enabled
DEBUG = OFF Disabled
XINST = OFF Disabled
XINST = ON Enabled
STVREN = OFF Disabled
STVREN = ON Enabled
WDTEN = OFF Disabled
WDTEN = ON Enabled
CP0 = ON Enabled
CP0 = OFF Disabled
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
FOSC2 = OFF When SCS1:SCS0 = 00, INTRC is the clock source
FOSC2 = ON When SCS1:SCS0 = 00, FOSC1:FOSC0 sets the clock source
FOSC = HS HS oscillator
FOSC = HSPLL HS oscillator, Software Controlled PLL
FOSC = EC External Clock
FOSC = ECPLL External Clock, Software Controlled PLL
© 2005 Microchip Technology Inc. DS51537D-page 295
![Page 302: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/302.jpg)
Configuration Settings
Watchdog Postscaler:
External Bus Data Wait:
Data Bus Width Select:
Processor Mode Selection:
External Address Bus Shift Enable:
ECCP MUX:
CCP2 MUX:
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
WAIT = ON Enabled
WAIT = OFF Disabled
BW = 8 8-bit external bus
BW = 16 16-bit external bus
MODE = MM Microcontroller mode - External bus disabled
MODE = XM12 Extended Microcontroller mode - 12-bit Address mode
MODE = XM16 Extended Microcontroller mode - 16-bit Address mode
MODE = XM20 Extended Microcontroller mode - 20-bit Address mode
EASHFT = OFF External bus reflects PC value
EASHFT = ON External bus starts at 000000h
ECCPMX = ALTERNATE Multiplexed with RH7:4
ECCPMX = DEFAULT Multiplexed with RE6:3
CCP2MX = ALTERNATE Multiplexed with RB3
CCP2MX = DEFAULT Multiplexed with RC1
© 2005 Microchip Technology Inc. DS51537D-page 296
![Page 303: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/303.jpg)
Configuration Settings
PIC18F86J60
Background Debugger Enable:
Extended Instruction Set Enable:
Stack Overflow Reset:
Watchdog Timer:
Code Protection:
Fail-Safe Clock Monitor:
Internal/External Switch Over:
Default/Reset System Clock Select Bit:
Oscillator Selection bits:
DEBUG = ON Enabled
DEBUG = OFF Disabled
XINST = OFF Disabled
XINST = ON Enabled
STVR = OFF Disabled
STVR = ON Enabled
WDT = OFF Disabled
WDT = ON Enabled
CP0 = ON Enabled
CP0 = OFF Disabled
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
FOSC2 = OFF INTRC as system clock when OSCCON<1:0> = 00
FOSC2 = ON FOSC<1:0> selects system clock for OSCCON<1:0> = 00
FOSC = HS HS oscillator
FOSC = HSPLL HS oscillator, Software Controlled PLL
FOSC = EC External Clock
FOSC = ECPLL External Clock, Software Controlled PLL
© 2005 Microchip Technology Inc. DS51537D-page 297
![Page 304: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/304.jpg)
Configuration Settings
Watchdog Postscaler:
Ethernet LED Enable:
ECCP MUX:
CCP2 MUX:
PIC18F86J65
Background Debugger Enable:
Extended Instruction Set Enable:
Stack Overflow Reset:
Watchdog Timer:
Code Protection:
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
ETHLED = OFF Disabled
ETHLED = ON Enabled
ECCPMX = OFF Disabled
ECCPMX = ON Enabled
CCP2MX = OFF Disabled
CCP2MX = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
XINST = OFF Disabled
XINST = ON Enabled
STVR = OFF Disabled
STVR = ON Enabled
WDT = OFF Disabled
WDT = ON Enabled
CP0 = ON Enabled
CP0 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 298
![Page 305: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/305.jpg)
Configuration Settings
Fail-Safe Clock Monitor:
Internal/External Switch Over:
Default/Reset System Clock Select Bit:
Oscillator Selection bits:
Watchdog Postscaler:
Ethernet LED Enable:
ECCP MUX:
CCP2 MUX:
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
FOSC2 = OFF INTRC as system clock when OSCCON<1:0> = 00
FOSC2 = ON FOSC<1:0> selects system clock for OSCCON<1:0> = 00
FOSC = HS HS oscillator
FOSC = HSPLL HS oscillator, Software Controlled PLL
FOSC = EC External Clock
FOSC = ECPLL External Clock, Software Controlled PLL
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
ETHLED = OFF Disabled
ETHLED = ON Enabled
ECCPMX = OFF Disabled
ECCPMX = ON Enabled
CCP2MX = OFF Disabled
CCP2MX = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 299
![Page 306: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/306.jpg)
Configuration Settings
PIC18F8720
Oscillator Selection:
Osc. Switch Enable:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
Watchdog Postscaler:
Processor Mode Selection:
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO RC-OSC2 as RA6
OSCS = ON Enabled
OSCS = OFF Disabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOR = OFF Disabled
BOR = ON Enabled
BORV = 45 4.5V
BORV = 42 4.2V
BORV = 27 2.7V
BORV = 25 2.5V
WDT = OFF Disabled
WDT = ON Enabled
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
MODE = EM Extended Microcontroller mode
MODE = MPB Microprocessor with Boot Block mode
MODE = MP Microprocessor mode
MODE = MC Microcontroller mode
© 2005 Microchip Technology Inc. DS51537D-page 300
![Page 307: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/307.jpg)
Configuration Settings
External Bus Data Wait:
CCP2 MUX:
Stack Overflow Reset:
Low Voltage ICSP:
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
Code Protection Block 2:
Code Protection Block 3:
Code Protection Block 4:
Code Protection Block 5:
Code Protection Block 6:
Code Protection Block 7:
WAIT = ON Enabled
WAIT = OFF Disabled
CCP2MUX = OFF Disabled
CCP2MUX = ON Enabled
STVR = OFF Disabled
STVR = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CP2 = ON Enabled
CP2 = OFF Disabled
CP3 = ON Enabled
CP3 = OFF Disabled
CP4 = ON Enabled
CP4 = OFF Disabled
CP5 = ON Enabled
CP5 = OFF Disabled
CP6 = ON Enabled
CP6 = OFF Disabled
CP7 = ON Enabled
CP7 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 301
![Page 308: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/308.jpg)
Configuration Settings
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Write Protection Block 2:
Write Protection Block 3:
Write Protection Block 4:
Write Protection Block 5:
Write Protection Block 6:
Write Protection Block 7:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
WRT2 = ON Enabled
WRT2 = OFF Disabled
WRT3 = ON Enabled
WRT3 = OFF Disabled
WRT4 = ON Enabled
WRT4 = OFF Disabled
WRT5 = ON Enabled
WRT5 = OFF Disabled
WRT6 = ON Enabled
WRT6 = OFF Disabled
WRT7 = ON Enabled
WRT7 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 302
![Page 309: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/309.jpg)
Configuration Settings
Table Read Protection Block 0:
Table Read Protection Block 1:
Table Read Protection Block 2:
Table Read Protection Block 3:
Table Read Protection Block 4:
Table Read Protection Block 5:
Table Read Protection Block 6:
Table Read Protection Block 7:
Boot Block Table Read Protection:
PIC18F8722
Oscillator Selection:
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
EBTR3 = ON Enabled
EBTR3 = OFF Disabled
EBTR4 = ON Enabled
EBTR4 = OFF Disabled
EBTR5 = ON Enabled
EBTR5 = OFF Disabled
EBTR6 = ON Enabled
EBTR6 = OFF Disabled
EBTR7 = ON Enabled
EBTR7 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
OSC = LP LP
OSC = XT XT
OSC = HS HS
OSC = RC RC
OSC = EC EC-OSC2 as Clock Out
OSC = ECIO6 EC-OSC2 as RA6
OSC = HSPLL HS-PLL Enabled
OSC = RCIO6 RC-OSC2 as RA6
OSC = INTIO67 INTRC-OSC2 as RA6, OSC1 as RA7
OSC = INTIO7 INTRC-OSC2 as Clock Out, OSC1 as RA7
© 2005 Microchip Technology Inc. DS51537D-page 303
![Page 310: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/310.jpg)
Configuration Settings
Fail-Safe Clock Monitor:
Internal External Osc. Switch Over:
Power-up Timer:
Brown-out Reset:
Brown-out Voltage:
Watchdog Timer:
Watchdog Postscaler:
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
PWRT = ON Enabled
PWRT = OFF Disabled
BOREN = OFF Disabled
BOREN = ON SBOREN Enabled
BOREN = NOSLP Enabled except Sleep, SBOREN Disabled
BOREN = SBORDIS Enabled, SBOREN Disabled
BORV = 46 4.5V
BORV = 43 4.2V
BORV = 28 2.7V
BORV = 21 2.0V
WDT = OFF Disabled
WDT = ON Enabled
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
© 2005 Microchip Technology Inc. DS51537D-page 304
![Page 311: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/311.jpg)
Configuration Settings
Processor Mode Selection:
External Bus Address Width:
External Bus Data Width:
External Bus Data Wait:
MCLR Enable:
T1 Oscillator Enable:
ECCP MUX:
ECCP2 MUX:
Stack Overflow Reset:
Low Voltage ICSP:
Boot Block Size:
XINST Enable:
MODE = EM Extended Microcontroller mode
MODE = MPB Microprocessor with Boot Block mode
MODE = MP Microprocessor mode
MODE = MC Microcontroller mode
ADDRBW = ADDR8BIT 8-bit Address Bus
ADDRBW = ADDR12BIT 12-bit Address Bus
ADDRBW = ADDR16BIT 16-bit Address Bus
ADDRBW = ADDR20BIT 20-bit Address Bus
DATABW = DATA8BIT 8-bit Data Bus
DATABW = DATA16BIT 16-bit Data Bus
WAIT = ON Enabled
WAIT = OFF Disabled
MCLRE = OFF Disabled
MCLRE = ON Enabled
LPT1OSC = OFF Disabled
LPT1OSC = ON Enabled
ECCPMX = PORTH Multiplexed with RH7:4
ECCPMX = PORTE Multiplexed with RE6:3
CCP2MX = PORTBE Multiplexed with RB3
CCP2MX = PORTC Multiplexed with RC1
STVREN = OFF Disabled
STVREN = ON Enabled
LVP = OFF Disabled
LVP = ON Enabled
BBSIZ = BB2K 2Kb Boot Block
BBSIZ = BB4K 4Kb Boot Block
BBSIZ = BB8K 8Kb Boot Block
XINST = OFF Disabled
XINST = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 305
![Page 312: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/312.jpg)
Configuration Settings
Background Debugger Enable:
Code Protection Block 0:
Code Protection Block 1:
Code Protection Block 2:
Code Protection Block 3:
Code Protection Block 4:
Code Protection Block 5:
Code Protection Block 6:
Code Protection Block 7:
Boot Block Code Protection:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
DEBUG = ON Enabled
DEBUG = OFF Disabled
CP0 = ON Enabled
CP0 = OFF Disabled
CP1 = ON Enabled
CP1 = OFF Disabled
CP2 = ON Enabled
CP2 = OFF Disabled
CP3 = ON Enabled
CP3 = OFF Disabled
CP4 = ON Enabled
CP4 = OFF Disabled
CP5 = ON Enabled
CP5 = OFF Disabled
CP6 = ON Enabled
CP6 = OFF Disabled
CP7 = ON Enabled
CP7 = OFF Disabled
CPB = ON Enabled
CPB = OFF Disabled
CPD = ON Enabled
CPD = OFF Disabled
WRT0 = ON Enabled
WRT0 = OFF Disabled
WRT1 = ON Enabled
WRT1 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 306
![Page 313: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/313.jpg)
Configuration Settings
Write Protection Block 2:
Write Protection Block 3:
Write Protection Block 4:
Write Protection Block 5:
Write Protection Block 6:
Write Protection Block 7:
Boot Block Write Protection:
Configuration Register Write Protection:
Data EEPROM Write Protection:
Table Read Protection Block 0:
Table Read Protection Block 1:
Table Read Protection Block 2:
Table Read Protection Block 3:
WRT2 = ON Enabled
WRT2 = OFF Disabled
WRT3 = ON Enabled
WRT3 = OFF Disabled
WRT4 = ON Enabled
WRT4 = OFF Disabled
WRT5 = ON Enabled
WRT5 = OFF Disabled
WRT6 = ON Enabled
WRT6 = OFF Disabled
WRT7 = ON Enabled
WRT7 = OFF Disabled
WRTB = ON Enabled
WRTB = OFF Disabled
WRTC = ON Enabled
WRTC = OFF Disabled
WRTD = ON Enabled
WRTD = OFF Disabled
EBTR0 = ON Enabled
EBTR0 = OFF Disabled
EBTR1 = ON Enabled
EBTR1 = OFF Disabled
EBTR2 = ON Enabled
EBTR2 = OFF Disabled
EBTR3 = ON Enabled
EBTR3 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 307
![Page 314: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/314.jpg)
Configuration Settings
Table Read Protection Block 4:
Table Read Protection Block 5:
Table Read Protection Block 6:
Table Read Protection Block 7:
Boot Block Table Read Protection:
PIC18F87J10
Background Debugger Enable:
Extended Instruction Set Enable:
Stack Overflow Reset:
Watchdog Timer:
Code Protection:
Fail-Safe Clock Monitor:
Internal/External Switch Over:
EBTR4 = ON Enabled
EBTR4 = OFF Disabled
EBTR5 = ON Enabled
EBTR5 = OFF Disabled
EBTR6 = ON Enabled
EBTR6 = OFF Disabled
EBTR7 = ON Enabled
EBTR7 = OFF Disabled
EBTRB = ON Enabled
EBTRB = OFF Disabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
XINST = OFF Disabled
XINST = ON Enabled
STVREN = OFF Disabled
STVREN = ON Enabled
WDTEN = OFF Disabled
WDTEN = ON Enabled
CP0 = ON Enabled
CP0 = OFF Disabled
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 308
![Page 315: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/315.jpg)
Configuration Settings
Default/Reset System Clock Select:
Oscillator Selection bits:
Watchdog Postscaler:
External Bus Data Wait:
Data Bus Width Select:
Processor Mode Selection:
External Address Bus Shift Enable:
FOSC2 = OFF When SCS1:SCS0 = 00, INTRC is the clock source
FOSC2 = ON When SCS1:SCS0 = 00, FOSC1:FOSC0 sets the clock source
FOSC = HS HS oscillator
FOSC = HSPLL HS oscillator, Software Controlled PLL
FOSC = EC External Clock
FOSC = ECPLL External Clock, Software Controlled PLL
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
WAIT = ON Enabled
WAIT = OFF Disabled
BW = 8 8-bit external bus
BW = 16 16-bit external bus
MODE = MM Microcontroller mode - External bus disabled
MODE = XM12 Extended Microcontroller mode - 12-bit Address mode
MODE = XM16 Extended Microcontroller mode - 16-bit Address mode
MODE = XM20 Extended Microcontroller mode - 20-bit Address mode
EASHFT = OFF External bus reflects PC value
EASHFT = ON External bus starts at 000000h
© 2005 Microchip Technology Inc. DS51537D-page 309
![Page 316: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/316.jpg)
Configuration Settings
ECCP MUX:
CCP2 MUX:
PIC18F87J60
Background Debugger Enable:
Extended Instruction Set Enable:
Stack Overflow Reset:
Watchdog Timer:
Code Protection:
Fail-Safe Clock Monitor:
Internal/External Switch Over:
Default/Reset System Clock Select Bit:
Oscillator Selection bits:
ECCPMX = ALTERNATE Multiplexed with RH7:4
ECCPMX = DEFAULT Multiplexed with RE6:3
CCP2MX = ALTERNATE Multiplexed with RB3
CCP2MX = DEFAULT Multiplexed with RC1
DEBUG = ON Enabled
DEBUG = OFF Disabled
XINST = OFF Disabled
XINST = ON Enabled
STVR = OFF Disabled
STVR = ON Enabled
WDT = OFF Disabled
WDT = ON Enabled
CP0 = ON Enabled
CP0 = OFF Disabled
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
FOSC2 = OFF INTRC as system clock when OSCCON<1:0> = 00
FOSC2 = ON FOSC<1:0> selects system clock for OSCCON<1:0> = 00
FOSC = HS HS oscillator
FOSC = HSPLL HS oscillator, Software Controlled PLL
FOSC = EC External Clock
FOSC = ECPLL External Clock, Software Controlled PLL
© 2005 Microchip Technology Inc. DS51537D-page 310
![Page 317: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/317.jpg)
Configuration Settings
Watchdog Postscaler:
Ethernet LED Enable:
ECCP MUX:
CCP2 MUX:
PIC18F96J60
Background Debugger Enable:
Extended Instruction Set Enable:
Stack Overflow Reset:
Watchdog Timer:
Code Protection:
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
ETHLED = OFF Disabled
ETHLED = ON Enabled
ECCPMX = OFF Disabled
ECCPMX = ON Enabled
CCP2MX = OFF Disabled
CCP2MX = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
XINST = OFF Disabled
XINST = ON Enabled
STVR = OFF Disabled
STVR = ON Enabled
WDT = OFF Disabled
WDT = ON Enabled
CP0 = ON Enabled
CP0 = OFF Disabled
© 2005 Microchip Technology Inc. DS51537D-page 311
![Page 318: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/318.jpg)
Configuration Settings
Fail-Safe Clock Monitor:
Internal/External Switch Over:
Default/Reset System Clock Select Bit:
Oscillator Selection bits:
Watchdog Postscaler:
External Bus Data Wait:
Data Bus Width Select:
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
FOSC2 = OFF INTRC as system clock when OSCCON<1:0> = 00
FOSC2 = ON FOSC<1:0> selects system clock for OSCCON<1:0> = 00
FOSC = HS HS oscillator
FOSC = HSPLL HS oscillator, Software Controlled PLL
FOSC = EC External Clock
FOSC = ECPLL External Clock, Software Controlled PLL
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
WAIT = ON Enabled
WAIT = OFF Disabled
BW = 8 8-bit external bus
BW = 16 16-bit external bus
© 2005 Microchip Technology Inc. DS51537D-page 312
![Page 319: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/319.jpg)
Configuration Settings
Processor Mode Selection:
External Address Bus Shift Enable:
Ethernet LED Enable:
ECCP MUX:
CCP2 MUX:
PIC18F96J65
Background Debugger Enable:
Extended Instruction Set Enable:
Stack Overflow Reset:
Watchdog Timer:
Code Protection:
Fail-Safe Clock Monitor:
MODE = MM Microcontroller mode - External bus disabled
MODE = XM12 Extended Microcontroller mode - 12-bit Address mode
MODE = XM16 Extended Microcontroller mode - 16-bit Address mode
MODE = XM20 Extended Microcontroller mode - 20-bit Address mode
EASHFT = OFF External bus reflects PC value
EASHFT = ON External bus starts at 000000h
ETHLED = OFF Disabled
ETHLED = ON Enabled
ECCPMX = OFF Disabled
ECCPMX = ON Enabled
CCP2MX = OFF Disabled
CCP2MX = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
XINST = OFF Disabled
XINST = ON Enabled
STVR = OFF Disabled
STVR = ON Enabled
WDT = OFF Disabled
WDT = ON Enabled
CP0 = ON Enabled
CP0 = OFF Disabled
FCMEN = OFF Disabled
FCMEN = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 313
![Page 320: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/320.jpg)
Configuration Settings
Internal/External Switch Over:
Default/Reset System Clock Select Bit:
Oscillator Selection bits:
Watchdog Postscaler:
External Bus Data Wait:
Data Bus Width Select:
Processor Mode Selection:
IESO = OFF Disabled
IESO = ON Enabled
FOSC2 = OFF INTRC as system clock when OSCCON<1:0> = 00
FOSC2 = ON FOSC<1:0> selects system clock for OSCCON<1:0> = 00
FOSC = HS HS oscillator
FOSC = HSPLL HS oscillator, Software Controlled PLL
FOSC = EC External Clock
FOSC = ECPLL External Clock, Software Controlled PLL
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
WAIT = ON Enabled
WAIT = OFF Disabled
BW = 8 8-bit external bus
BW = 16 16-bit external bus
MODE = MM Microcontroller mode - External bus disabled
MODE = XM12 Extended Microcontroller mode - 12-bit Address mode
MODE = XM16 Extended Microcontroller mode - 16-bit Address mode
MODE = XM20 Extended Microcontroller mode - 20-bit Address mode
© 2005 Microchip Technology Inc. DS51537D-page 314
![Page 321: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/321.jpg)
Configuration Settings
External Address Bus Shift Enable:
Ethernet LED Enable:
ECCP MUX:
CCP2 MUX:
PIC18F97J60
Background Debugger Enable:
Extended Instruction Set Enable:
Stack Overflow Reset:
Watchdog Timer:
Code Protection:
Fail-Safe Clock Monitor:
Internal/External Switch Over:
Default/Reset System Clock Select Bit:
EASHFT = OFF External bus reflects PC value
EASHFT = ON External bus starts at 000000h
ETHLED = OFF Disabled
ETHLED = ON Enabled
ECCPMX = OFF Disabled
ECCPMX = ON Enabled
CCP2MX = OFF Disabled
CCP2MX = ON Enabled
DEBUG = ON Enabled
DEBUG = OFF Disabled
XINST = OFF Disabled
XINST = ON Enabled
STVR = OFF Disabled
STVR = ON Enabled
WDT = OFF Disabled
WDT = ON Enabled
CP0 = ON Enabled
CP0 = OFF Disabled
FCMEN = OFF Disabled
FCMEN = ON Enabled
IESO = OFF Disabled
IESO = ON Enabled
FOSC2 = OFF INTRC as system clock when OSCCON<1:0> = 00
FOSC2 = ON FOSC<1:0> selects system clock for OSCCON<1:0> = 00
© 2005 Microchip Technology Inc. DS51537D-page 315
![Page 322: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/322.jpg)
Configuration Settings
Oscillator Selection bits:
Watchdog Postscaler:
External Bus Data Wait:
Data Bus Width Select:
Processor Mode Selection:
External Address Bus Shift Enable:
Ethernet LED Enable:
FOSC = HS HS oscillator
FOSC = HSPLL HS oscillator, Software Controlled PLL
FOSC = EC External Clock
FOSC = ECPLL External Clock, Software Controlled PLL
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
WAIT = ON Enabled
WAIT = OFF Disabled
BW = 8 8-bit external bus
BW = 16 16-bit external bus
MODE = MM Microcontroller mode - External bus disabled
MODE = XM12 Extended Microcontroller mode - 12-bit Address mode
MODE = XM16 Extended Microcontroller mode - 16-bit Address mode
MODE = XM20 Extended Microcontroller mode - 20-bit Address mode
EASHFT = OFF External bus reflects PC value
EASHFT = ON External bus starts at 000000h
ETHLED = OFF Disabled
ETHLED = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 316
![Page 323: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/323.jpg)
Configuration Settings
ECCP MUX:
CCP2 MUX:
PIC18LF2423
Oscillator Selection bits:
Fail-Safe Clock Monitor Enable bit:
Internal/External Oscillator Switchover bit:
Power-up Timer Enable bit:
Brown-out Reset Enable bits:
Brown-out Reset Voltage bits:
ECCPMX = OFF Disabled
ECCPMX = ON Enabled
CCP2MX = OFF Disabled
CCP2MX = ON Enabled
OSC = LP LP oscillator
OSC = XT XT oscillator
OSC = HS HS oscillator
OSC = RC External RC oscillator, CLKO function on RA6
OSC = EC EC oscillator, CLKO function on RA6
OSC = ECIO6 EC oscillator, port function on RA6
OSC = HSPLL HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)
OSC = RCIO6 External RC oscillator, port function on RA6
OSC = INTIO67 Internal oscillator block, port function on RA6 and RA7
OSC = INTIO7 Internal oscillator block, CLKO function on RA6, port function on RA7
FCMEN = OFF Fail-Safe Clock Monitor disabled
FCMEN = ON Fail-Safe Clock Monitor enabled
IESO = OFF Oscillator Switchover mode disabled
IESO = ON Oscillator Switchover mode enabled
PWRT = ON PWRT enabled
PWRT = OFF PWRT disabled
BOREN = OFF Brown-out Reset disabled in hardware and software
BOREN = ON Brown-out Reset enabled and controlled by software (SBOREN is enabled)
BOREN = NOSLP Brown-out Reset enabled in hardware only and dis-abled in Sleep mode (SBOREN is disabled)
BOREN = SBORDIS Brown-out Reset enabled in hardware only (SBOREN is disabled)
BORV = 0 Maximum setting
BORV = 1
BORV = 2
BORV = 3 Minimum setting
© 2005 Microchip Technology Inc. DS51537D-page 317
![Page 324: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/324.jpg)
Configuration Settings
Watchdog Timer Enable bit:
Watchdog Timer Postscale Select bits:
MCLR Pin Enable bit:
Low-Power Timer1 Oscillator Enable bit:
PORTB A/D Enable bit:
CCP2 MUX bit:
Stack Full/Underflow Reset Enable bit:
Low Voltage ICSP:
WDT = OFF WDT disabled (control is placed on the SWDTEN bit)
WDT = ON WDT enabled
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF RE3 input pin enabled; MCLR disabled
MCLRE = ON MCLR pin enabled; RE3 input pin disabled
LPT1OSC = OFF Timer1 configured for higher power operation
LPT1OSC = ON Timer1 configured for low-power operation
PBADEN = OFF PORTB<4:0> pins are configured as digital I/O on Reset
PBADEN = ON PORTB<4:0> pins are configured as analog input channels on Reset
CCP2MX = PORTB CCP2 input/output is multiplexed with RB3
CCP2MX = PORTC CCP2 input/output is multiplexed with RC1
STVREN = OFF Stack full/underflow will not cause Reset
STVREN = ON Stack full/underflow will cause Reset
LVP = OFF Disabled
LVP = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 318
![Page 325: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/325.jpg)
Configuration Settings
Extended Instruction Set Enable bit:
Background Debugger Enable bit:
Code Protection Block 0:
Code Protection Block 1:
Boot Block Code Protection bit:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Boot Block Write Protection bit:
Configuration Register Write Protection bit:
Data EEPROM Write Protection bit:
XINST = OFF Instruction set extension and Indexed Addressing mode disabled (Legacy mode)
XINST = ON Instruction set extension and Indexed Addressing mode enabled
DEBUG = ON Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug
DEBUG = OFF Background debugger disabled, RB6 and RB7 con-figured as general purpose I/O pins
CP0 = ON Block 0 (000800-001FFFh) code-protected
CP0 = OFF Block 0 (000800-001FFFh) not code-protected
CP1 = ON Block 1 (002000-003FFFh) code-protected
CP1 = OFF Block 1 (002000-003FFFh) not code-protected
CPB = ON Boot block (000000-0007FFh) code-protected
CPB = OFF Boot block (000000-0007FFh) not code-protected
CPD = ON Data EEPROM code-protected
CPD = OFF Data EEPROM not code-protected
WRT0 = ON Block 0 (000800-001FFFh) write-protected
WRT0 = OFF Block 0 (000800-001FFFh) not write-protected
WRT1 = ON Block 1 (002000-003FFFh) write-protected
WRT1 = OFF Block 1 (002000-003FFFh) not write-protected
WRTB = ON Boot block (000000-0007FFh) write-protected
WRTB = OFF Boot block (000000-0007FFh) not write-protected
WRTC = ON Configuration registers (300000-3000FFh) write-pro-tected
WRTC = OFF Configuration registers (300000-3000FFh) not write-protected
WRTD = ON Data EEPROM write-protected
WRTD = OFF Data EEPROM not write-protected
© 2005 Microchip Technology Inc. DS51537D-page 319
![Page 326: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/326.jpg)
Configuration Settings
Table Read Protection Block 0:
Table Read Protection Block 1:
Boot Block Table Read Protection bit:
PIC18LF2523
Oscillator Selection bits:
Fail-Safe Clock Monitor Enable bit:
Internal/External Oscillator Switchover bit:
Power-up Timer Enable bit:
EBTR0 = ON Block 0 (000800-001FFFh) protected from table reads executed in other blocks
EBTR0 = OFF Block 0 (000800-001FFFh) not protected from table reads executed in other blocks
EBTR1 = ON Block 1 (002000-003FFFh) protected from table reads executed in other blocks
EBTR1 = OFF Block 1 (002000-003FFFh) not protected from table reads executed in other blocks
EBTRB = ON Boot block (000000-0007FFh) protected from table reads executed in other blocks
EBTRB = OFF Boot block (000000-0007FFh) not protected from table reads executed in other blocks
OSC = LP LP oscillator
OSC = XT XT oscillator
OSC = HS HS oscillator
OSC = RC External RC oscillator, CLKO function on RA6
OSC = EC EC oscillator, CLKO function on RA6
OSC = ECIO6 EC oscillator, port function on RA6
OSC = HSPLL HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)
OSC = RCIO6 External RC oscillator, port function on RA6
OSC = INTIO67 Internal oscillator block, port function on RA6 and RA7
OSC = INTIO7 Internal oscillator block, CLKO function on RA6, port function on RA7
FCMEN = OFF Fail-Safe Clock Monitor disabled
FCMEN = ON Fail-Safe Clock Monitor enabled
IESO = OFF Oscillator Switchover mode disabled
IESO = ON Oscillator Switchover mode enabled
PWRT = ON PWRT enabled
PWRT = OFF PWRT disabled
© 2005 Microchip Technology Inc. DS51537D-page 320
![Page 327: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/327.jpg)
Configuration Settings
Brown-out Reset Enable bits:
Brown-out Reset Voltage bits:
Watchdog Timer Enable bit:
Watchdog Timer Postscale Select bits:
MCLR Pin Enable bit:
Low-Power Timer1 Oscillator Enable bit:
PORTB A/D Enable bit:
BOREN = OFF Brown-out Reset disabled in hardware and software
BOREN = ON Brown-out Reset enabled and controlled by software (SBOREN is enabled)
BOREN = NOSLP Brown-out Reset enabled in hardware only and dis-abled in Sleep mode (SBOREN is disabled)
BOREN = SBORDIS Brown-out Reset enabled in hardware only (SBOREN is disabled)
BORV = 0 Maximum setting
BORV = 1
BORV = 2
BORV = 3 Minimum setting
WDT = OFF WDT disabled (control is placed on the SWDTEN bit)
WDT = ON WDT enabled
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF RE3 input pin enabled; MCLR disabled
MCLRE = ON MCLR pin enabled; RE3 input pin disabled
LPT1OSC = OFF Timer1 configured for higher power operation
LPT1OSC = ON Timer1 configured for low-power operation
PBADEN = OFF PORTB<4:0> pins are configured as digital I/O on Reset
PBADEN = ON PORTB<4:0> pins are configured as analog input channels on Reset
© 2005 Microchip Technology Inc. DS51537D-page 321
![Page 328: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/328.jpg)
Configuration Settings
CCP2 MUX bit:
Stack Full/Underflow Reset Enable bit:
Low Voltage ICSP:
Extended Instruction Set Enable bit:
Background Debugger Enable bit:
Code Protection Block 0:
Code Protection Block 1:
Code Protection Block 2:
Code Protection Block 3:
Boot Block Code Protection bit:
Data EEPROM Code Protection:
Write Protection Block 0:
CCP2MX = PORTB CCP2 input/output is multiplexed with RB3
CCP2MX = PORTC CCP2 input/output is multiplexed with RC1
STVREN = OFF Stack full/underflow will not cause Reset
STVREN = ON Stack full/underflow will cause Reset
LVP = OFF Disabled
LVP = ON Enabled
XINST = OFF Instruction set extension and Indexed Addressing mode disabled (Legacy mode)
XINST = ON Instruction set extension and Indexed Addressing mode enabled
DEBUG = ON Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug
DEBUG = OFF Background debugger disabled, RB6 and RB7 con-figured as general purpose I/O pins
CP0 = ON Block 0 (000800-001FFFh) code-protected
CP0 = OFF Block 0 (000800-001FFFh) not code-protected
CP1 = ON Block 1 (002000-003FFFh) code-protected
CP1 = OFF Block 1 (002000-003FFFh) not code-protected
CP2 = ON Block 2 (004000-005FFFh) code-protected
CP2 = OFF Block 2 (004000-005FFFh) not code-protected
CP3 = ON Block 3 (006000-007FFFh) code-protected
CP3 = OFF Block 3 (006000-007FFFh) not code-protected
CPB = ON Boot block (000000-0007FFh) code-protected
CPB = OFF Boot block (000000-0007FFh) not code-protected
CPD = ON Data EEPROM code-protected
CPD = OFF Data EEPROM not code-protected
WRT0 = ON Block 0 (000800-001FFFh) write-protected
WRT0 = OFF Block 0 (000800-001FFFh) not write-protected
© 2005 Microchip Technology Inc. DS51537D-page 322
![Page 329: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/329.jpg)
Configuration Settings
Write Protection Block 1:
Write Protection Block 2:
Write Protection Block 3:
Boot Block Write Protection bit:
Configuration Register Write Protection bit:
Data EEPROM Write Protection bit:
Table Read Protection Block 0:
Table Read Protection Block 1:
Table Read Protection Block 2:
Table Read Protection Block 3:
WRT1 = ON Block 1 (002000-003FFFh) write-protected
WRT1 = OFF Block 1 (002000-003FFFh) not write-protected
WRT2 = ON Block 2 (004000-005FFFh) write-protected
WRT2 = OFF Block 2 (004000-005FFFh) not write-protected
WRT3 = ON Block 3 (006000-007FFFh) write-protected
WRT3 = OFF Block 3 (006000-007FFFh) not write-protected
WRTB = ON Boot block (000000-0007FFh) write-protected
WRTB = OFF Boot block (000000-0007FFh) not write-protected
WRTC = ON Configuration registers (300000-3000FFh) write-pro-tected
WRTC = OFF Configuration registers (300000-3000FFh) not write-protected
WRTD = ON Data EEPROM write-protected
WRTD = OFF Data EEPROM not write-protected
EBTR0 = ON Block 0 (000800-001FFFh) protected from table reads executed in other blocks
EBTR0 = OFF Block 0 (000800-001FFFh) not protected from table reads executed in other blocks
EBTR1 = ON Block 1 (002000-003FFFh) protected from table reads executed in other blocks
EBTR1 = OFF Block 1 (002000-003FFFh) not protected from table reads executed in other blocks
EBTR2 = ON Block 2 (004000-005FFFh) protected from table reads executed in other blocks
EBTR2 = OFF Block 2 (004000-005FFFh) not protected from table reads executed in other blocks
EBTR3 = ON Block 3 (006000-007FFFh) protected from table reads executed in other blocks
EBTR3 = OFF Block 3 (006000-007FFFh) not protected from table reads executed in other blocks
© 2005 Microchip Technology Inc. DS51537D-page 323
![Page 330: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/330.jpg)
Configuration Settings
Boot Block Table Read Protection bit:
PIC18LF4423
Oscillator Selection bits:
Fail-Safe Clock Monitor Enable bit:
Internal/External Oscillator Switchover bit:
Power-up Timer Enable bit:
Brown-out Reset Enable bits:
Brown-out Reset Voltage bits:
EBTRB = ON Boot block (000000-0007FFh) protected from table reads executed in other blocks
EBTRB = OFF Boot block (000000-0007FFh) not protected from table reads executed in other blocks
OSC = LP LP oscillator
OSC = XT XT oscillator
OSC = HS HS oscillator
OSC = RC External RC oscillator, CLKO function on RA6
OSC = EC EC oscillator, CLKO function on RA6
OSC = ECIO6 EC oscillator, port function on RA6
OSC = HSPLL HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)
OSC = RCIO6 External RC oscillator, port function on RA6
OSC = INTIO67 Internal oscillator block, port function on RA6 and RA7
OSC = INTIO7 Internal oscillator block, CLKO function on RA6, port function on RA7
FCMEN = OFF Fail-Safe Clock Monitor disabled
FCMEN = ON Fail-Safe Clock Monitor enabled
IESO = OFF Oscillator Switchover mode disabled
IESO = ON Oscillator Switchover mode enabled
PWRT = ON PWRT enabled
PWRT = OFF PWRT disabled
BOREN = OFF Brown-out Reset disabled in hardware and software
BOREN = ON Brown-out Reset enabled and controlled by software (SBOREN is enabled)
BOREN = NOSLP Brown-out Reset enabled in hardware only and dis-abled in Sleep mode (SBOREN is disabled)
BOREN = SBORDIS Brown-out Reset enabled in hardware only (SBOREN is disabled)
BORV = 0 Maximum setting
BORV = 1
BORV = 2
BORV = 3 Minimum setting
© 2005 Microchip Technology Inc. DS51537D-page 324
![Page 331: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/331.jpg)
Configuration Settings
Watchdog Timer Enable bit:
Watchdog Timer Postscale Select bits:
MCLR Pin Enable bit:
Low-Power Timer1 Oscillator Enable bit:
PORTB A/D Enable bit:
CCP2 MUX bit:
Stack Full/Underflow Reset Enable bit:
Low Voltage ICSP:
WDT = OFF WDT disabled (control is placed on the SWDTEN bit)
WDT = ON WDT enabled
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF RE3 input pin enabled; MCLR disabled
MCLRE = ON MCLR pin enabled; RE3 input pin disabled
LPT1OSC = OFF Timer1 configured for higher power operation
LPT1OSC = ON Timer1 configured for low-power operation
PBADEN = OFF PORTB<4:0> pins are configured as digital I/O on Reset
PBADEN = ON PORTB<4:0> pins are configured as analog input channels on Reset
CCP2MX = PORTB CCP2 input/output is multiplexed with RB3
CCP2MX = PORTC CCP2 input/output is multiplexed with RC1
STVREN = OFF Stack full/underflow will not cause Reset
STVREN = ON Stack full/underflow will cause Reset
LVP = OFF Disabled
LVP = ON Enabled
© 2005 Microchip Technology Inc. DS51537D-page 325
![Page 332: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/332.jpg)
Configuration Settings
Extended Instruction Set Enable bit:
Background Debugger Enable bit:
Code Protection Block 0:
Code Protection Block 1:
Boot Block Code Protection bit:
Data EEPROM Code Protection:
Write Protection Block 0:
Write Protection Block 1:
Boot Block Write Protection bit:
Configuration Register Write Protection bit:
Data EEPROM Write Protection bit:
XINST = OFF Instruction set extension and Indexed Addressing mode disabled (Legacy mode)
XINST = ON Instruction set extension and Indexed Addressing mode enabled
DEBUG = ON Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug
DEBUG = OFF Background debugger disabled, RB6 and RB7 con-figured as general purpose I/O pins
CP0 = ON Block 0 (000800-001FFFh) code-protected
CP0 = OFF Block 0 (000800-001FFFh) not code-protected
CP1 = ON Block 1 (002000-003FFFh) code-protected
CP1 = OFF Block 1 (002000-003FFFh) not code-protected
CPB = ON Boot block (000000-0007FFh) code-protected
CPB = OFF Boot block (000000-0007FFh) not code-protected
CPD = ON Data EEPROM code-protected
CPD = OFF Data EEPROM not code-protected
WRT0 = ON Block 0 (000800-001FFFh) write-protected
WRT0 = OFF Block 0 (000800-001FFFh) not write-protected
WRT1 = ON Block 1 (002000-003FFFh) write-protected
WRT1 = OFF Block 1 (002000-003FFFh) not write-protected
WRTB = ON Boot block (000000-0007FFh) write-protected
WRTB = OFF Boot block (000000-0007FFh) not write-protected
WRTC = ON Configuration registers (300000-3000FFh) write-pro-tected
WRTC = OFF Configuration registers (300000-3000FFh) not write-protected
WRTD = ON Data EEPROM write-protected
WRTD = OFF Data EEPROM not write-protected
© 2005 Microchip Technology Inc. DS51537D-page 326
![Page 333: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/333.jpg)
Configuration Settings
Table Read Protection Block 0:
Table Read Protection Block 1:
Boot Block Table Read Protection bit:
PIC18LF4523
Oscillator Selection bits:
Fail-Safe Clock Monitor Enable bit:
Internal/External Oscillator Switchover bit:
Power-up Timer Enable bit:
EBTR0 = ON Block 0 (000800-001FFFh) protected from table reads executed in other blocks
EBTR0 = OFF Block 0 (000800-001FFFh) not protected from table reads executed in other blocks
EBTR1 = ON Block 1 (002000-003FFFh) protected from table reads executed in other blocks
EBTR1 = OFF Block 1 (002000-003FFFh) not protected from table reads executed in other blocks
EBTRB = ON Boot block (000000-0007FFh) protected from table reads executed in other blocks
EBTRB = OFF Boot block (000000-0007FFh) not protected from table reads executed in other blocks
OSC = LP LP oscillator
OSC = XT XT oscillator
OSC = HS HS oscillator
OSC = RC External RC oscillator, CLKO function on RA6
OSC = EC EC oscillator, CLKO function on RA6
OSC = ECIO6 EC oscillator, port function on RA6
OSC = HSPLL HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)
OSC = RCIO6 External RC oscillator, port function on RA6
OSC = INTIO67 Internal oscillator block, port function on RA6 and RA7
OSC = INTIO7 Internal oscillator block, CLKO function on RA6, port function on RA7
FCMEN = OFF Fail-Safe Clock Monitor disabled
FCMEN = ON Fail-Safe Clock Monitor enabled
IESO = OFF Oscillator Switchover mode disabled
IESO = ON Oscillator Switchover mode enabled
PWRT = ON PWRT enabled
PWRT = OFF PWRT disabled
© 2005 Microchip Technology Inc. DS51537D-page 327
![Page 334: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/334.jpg)
Configuration Settings
Brown-out Reset Enable bits:
Brown-out Reset Voltage bits:
Watchdog Timer Enable bit:
Watchdog Timer Postscale Select bits:
MCLR Pin Enable bit:
Low-Power Timer1 Oscillator Enable bit:
PORTB A/D Enable bit:
BOREN = OFF Brown-out Reset disabled in hardware and software
BOREN = ON Brown-out Reset enabled and controlled by software (SBOREN is enabled)
BOREN = NOSLP Brown-out Reset enabled in hardware only and dis-abled in Sleep mode (SBOREN is disabled)
BOREN = SBORDIS Brown-out Reset enabled in hardware only (SBOREN is disabled)
BORV = 0 Maximum setting
BORV = 1
BORV = 2
BORV = 3 Minimum setting
WDT = OFF WDT disabled (control is placed on the SWDTEN bit)
WDT = ON WDT enabled
WDTPS = 1 1:1
WDTPS = 2 1:2
WDTPS = 4 1:4
WDTPS = 8 1:8
WDTPS = 16 1:16
WDTPS = 32 1:32
WDTPS = 64 1:64
WDTPS = 128 1:128
WDTPS = 256 1:256
WDTPS = 512 1:512
WDTPS = 1024 1:1024
WDTPS = 2048 1:2048
WDTPS = 4096 1:4096
WDTPS = 8192 1:8192
WDTPS = 16384 1:16384
WDTPS = 32768 1:32768
MCLRE = OFF RE3 input pin enabled; MCLR disabled
MCLRE = ON MCLR pin enabled; RE3 input pin disabled
LPT1OSC = OFF Timer1 configured for higher power operation
LPT1OSC = ON Timer1 configured for low-power operation
PBADEN = OFF PORTB<4:0> pins are configured as digital I/O on Reset
PBADEN = ON PORTB<4:0> pins are configured as analog input channels on Reset
© 2005 Microchip Technology Inc. DS51537D-page 328
![Page 335: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/335.jpg)
Configuration Settings
CCP2 MUX bit:
Stack Full/Underflow Reset Enable bit:
Low Voltage ICSP:
Extended Instruction Set Enable bit:
Background Debugger Enable bit:
Code Protection Block 0:
Code Protection Block 1:
Code Protection Block 2:
Code Protection Block 3:
Boot Block Code Protection bit:
Data EEPROM Code Protection:
Write Protection Block 0:
CCP2MX = PORTB CCP2 input/output is multiplexed with RB3
CCP2MX = PORTC CCP2 input/output is multiplexed with RC1
STVREN = OFF Stack full/underflow will not cause Reset
STVREN = ON Stack full/underflow will cause Reset
LVP = OFF Disabled
LVP = ON Enabled
XINST = OFF Instruction set extension and Indexed Addressing mode disabled (Legacy mode)
XINST = ON Instruction set extension and Indexed Addressing mode enabled
DEBUG = ON Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug
DEBUG = OFF Background debugger disabled, RB6 and RB7 con-figured as general purpose I/O pins
CP0 = ON Block 0 (000800-001FFFh) code-protected
CP0 = OFF Block 0 (000800-001FFFh) not code-protected
CP1 = ON Block 1 (002000-003FFFh) code-protected
CP1 = OFF Block 1 (002000-003FFFh) not code-protected
CP2 = ON Block 2 (004000-005FFFh) code-protected
CP2 = OFF Block 2 (004000-005FFFh) not code-protected
CP3 = ON Block 3 (006000-007FFFh) code-protected
CP3 = OFF Block 3 (006000-007FFFh) not code-protected
CPB = ON Boot block (000000-0007FFh) code-protected
CPB = OFF Boot block (000000-0007FFh) not code-protected
CPD = ON Data EEPROM code-protected
CPD = OFF Data EEPROM not code-protected
WRT0 = ON Block 0 (000800-001FFFh) write-protected
WRT0 = OFF Block 0 (000800-001FFFh) not write-protected
© 2005 Microchip Technology Inc. DS51537D-page 329
![Page 336: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/336.jpg)
Configuration Settings
Write Protection Block 1:
Write Protection Block 2:
Write Protection Block 3:
Boot Block Write Protection bit:
Configuration Register Write Protection bit:
Data EEPROM Write Protection bit:
Table Read Protection Block 0:
Table Read Protection Block 1:
Table Read Protection Block 2:
Table Read Protection Block 3:
WRT1 = ON Block 1 (002000-003FFFh) write-protected
WRT1 = OFF Block 1 (002000-003FFFh) not write-protected
WRT2 = ON Block 2 (004000-005FFFh) write-protected
WRT2 = OFF Block 2 (004000-005FFFh) not write-protected
WRT3 = ON Block 3 (006000-007FFFh) write-protected
WRT3 = OFF Block 3 (006000-007FFFh) not write-protected
WRTB = ON Boot block (000000-0007FFh) write-protected
WRTB = OFF Boot block (000000-0007FFh) not write-protected
WRTC = ON Configuration registers (300000-3000FFh) write-pro-tected
WRTC = OFF Configuration registers (300000-3000FFh) not write-protected
WRTD = ON Data EEPROM write-protected
WRTD = OFF Data EEPROM not write-protected
EBTR0 = ON Block 0 (000800-001FFFh) protected from table reads executed in other blocks
EBTR0 = OFF Block 0 (000800-001FFFh) not protected from table reads executed in other blocks
EBTR1 = ON Block 1 (002000-003FFFh) protected from table reads executed in other blocks
EBTR1 = OFF Block 1 (002000-003FFFh) not protected from table reads executed in other blocks
EBTR2 = ON Block 2 (004000-005FFFh) protected from table reads executed in other blocks
EBTR2 = OFF Block 2 (004000-005FFFh) not protected from table reads executed in other blocks
EBTR3 = ON Block 3 (006000-007FFFh) protected from table reads executed in other blocks
EBTR3 = OFF Block 3 (006000-007FFFh) not protected from table reads executed in other blocks
© 2005 Microchip Technology Inc. DS51537D-page 330
![Page 337: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/337.jpg)
Configuration Settings
Boot Block Table Read Protection bit:EBTRB = ON Boot block (000000-0007FFh) protected from table
reads executed in other blocks
EBTRB = OFF Boot block (000000-0007FFh) not protected from table reads executed in other blocks
© 2005 Microchip Technology Inc. DS51537D-page 331
![Page 338: PIC18 CONFIGURATION SETTINGS ADDENDUMnnp.ucsd.edu/PHY120B/c_compiler/mplab_c18_config_settings_51537d.pdfPIC18 Configuration Settings Addendum DS51537D-page iv © 2005 Microchip Technology](https://reader033.vdocument.in/reader033/viewer/2022042800/5a70d0477f8b9a9d538c5221/html5/thumbnails/338.jpg)
DS51537D-page 332 © 2005 Microchip Technology Inc.
AMERICASCorporate Office2355 West Chandler Blvd.Chandler, AZ 85224-6199Tel: 480-792-7200 Fax: 480-792-7277Technical Support: http://support.microchip.comWeb Address: www.microchip.com
AtlantaAlpharetta, GA Tel: 770-640-0034 Fax: 770-640-0307
BostonWestborough, MA Tel: 774-760-0087 Fax: 774-760-0088
ChicagoItasca, IL Tel: 630-285-0071 Fax: 630-285-0075
DallasAddison, TX Tel: 972-818-7423 Fax: 972-818-2924
DetroitFarmington Hills, MI Tel: 248-538-2250Fax: 248-538-2260
KokomoKokomo, IN Tel: 765-864-8360Fax: 765-864-8387
Los AngelesMission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608
San JoseMountain View, CA Tel: 650-215-1444Fax: 650-961-0286
TorontoMississauga, Ontario, CanadaTel: 905-673-0699 Fax: 905-673-6509
ASIA/PACIFICAustralia - SydneyTel: 61-2-9868-6733 Fax: 61-2-9868-6755
China - BeijingTel: 86-10-8528-2100 Fax: 86-10-8528-2104
China - ChengduTel: 86-28-8676-6200 Fax: 86-28-8676-6599
China - FuzhouTel: 86-591-8750-3506 Fax: 86-591-8750-3521
China - Hong Kong SARTel: 852-2401-1200 Fax: 852-2401-3431
China - QingdaoTel: 86-532-8502-7355Fax: 86-532-8502-7205
China - ShanghaiTel: 86-21-5407-5533 Fax: 86-21-5407-5066China - ShenyangTel: 86-24-2334-2829Fax: 86-24-2334-2393
China - ShenzhenTel: 86-755-8203-2660 Fax: 86-755-8203-1760
China - ShundeTel: 86-757-2839-5507 Fax: 86-757-2839-5571
China - WuhanTel: 86-27-5980-5300Fax: 86-27-5980-5118
China - XianTel: 86-29-8833-7250Fax: 86-29-8833-7256
ASIA/PACIFICIndia - BangaloreTel: 91-80-2229-0061 Fax: 91-80-2229-0062
India - New DelhiTel: 91-11-5160-8631Fax: 91-11-5160-8632
India - PuneTel: 91-20-2566-1512Fax: 91-20-2566-1513
Japan - YokohamaTel: 81-45-471- 6166 Fax: 81-45-471-6122
Korea - GumiTel: 82-54-473-4301Fax: 82-54-473-4302
Korea - SeoulTel: 82-2-554-7200Fax: 82-2-558-5932 or 82-2-558-5934
Malaysia - PenangTel: 604-646-8870Fax: 604-646-5086
Philippines - ManilaTel: 632-634-9065Fax: 632-634-9069
SingaporeTel: 65-6334-8870Fax: 65-6334-8850
Taiwan - Hsin ChuTel: 886-3-572-9526Fax: 886-3-572-6459
Taiwan - KaohsiungTel: 886-7-536-4818Fax: 886-7-536-4803
Taiwan - TaipeiTel: 886-2-2500-6610 Fax: 886-2-2508-0102
Thailand - BangkokTel: 66-2-694-1351Fax: 66-2-694-1350
EUROPEAustria - WeisTel: 43-7242-2244-399Fax: 43-7242-2244-393Denmark - CopenhagenTel: 45-4450-2828 Fax: 45-4485-2829
France - ParisTel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79
Germany - MunichTel: 49-89-627-144-0 Fax: 49-89-627-144-44
Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781
Netherlands - DrunenTel: 31-416-690399 Fax: 31-416-690340
Spain - MadridTel: 34-91-352-30-52Fax: 34-91-352-11-47
UK - WokinghamTel: 44-118-921-5869Fax: 44-118-921-5820
WORLDWIDE SALES AND SERVICE
08/24/05