e1g21 - copy

4
Experiment 1 Grade: Section/Group numbers: 2 / 1 Question 2 5V DC supply: 5.1 V Question ! "inimum #V 1.2$ V "aximum #V 2.% V "inimum &V &1.25 V "aximum &V &1'.! V Question % S(itc) *o. Volta+e at lo+ic Volta+e at lo+ic 1 1 .1 5 2 .1 5 ! .1 5 % .1 5 5 .1 5 , .1 5 - .1 5 $ .1 5 Question 5 o+ic monitor *o. or0in+ /*3 1 2 ! % 5 , - $ Question ,

Upload: saad-ahmad

Post on 07-Oct-2015

214 views

Category:

Documents


0 download

DESCRIPTION

e1g12

TRANSCRIPT

Experiment 1Grade:

Section/Group numbers: 2 / 1

Question 2

5V DC supply:5.01 V

Question 3

Minimum +V1.28 V

Maximum +V20.4 V

Minimum -V-1.25 V

Maximum -V-19.3 V

Question 4

Switch No.Voltage at logic 0Voltage at logic 1

10.015

20.015

30.015

40.015

50.015

60.015

70.015

80.015

Question 5

Logic monitor No.Working (Y/N)

1Y

2Y

3Y

4Y

5Y

6Y

7Y

8Y

Question 6

Logic probesWorking (Y/N)

Trainer kit Y

OtherY

Question 7

0.1 Hz Switches between Hi and Lo and pulsates but extremely slowly.

1 Hz Pulse constantly blinks about every second. Hi and Lo match the pulse while alternating

10 Hz The Pulse is blinking constantly but much faster. Hi and Lo alternate but much faster.

100 Hz Hi and Lo appear solid. Pulse is blinking rapidly.

1K Hz Hi and Lo appear solid. Pulse is blinking faster than 100 Hz.

10K Same as 1K Hz in appearance for Hi and Lo. Pulse is blinking faster

100K Hz Hi and Lo are solid. Pulse might be faster but it looks the same as 1K and 10K Hz

Question 8

PulserNormaly openNormaly closed

Not pressedHiLow

PressedLowHi

Not pressedHiLow

Question 9

ValuesLED display No. 1LED display No. 2

1010BBlank0

1011BBlank0

1100BBlank0

1101BBlank0

1110BBlank0

1111BBlank0

Question 12

Measure the logic values with the logic probe, then fill the table given below. Use the logic diagram given in experiment 1 to locate the connections where the measurements have to be made at.

NAND implementation

ABI1CI2I3I4D

00101101

01101010

10100110

11010010

NOR implementation

ABI1CI2I3I4D

00101100

01011000

10010100

11010011

Figure 1: NOR implementation of a OR gate

Figure 2: NOR implementation of AND gate