ee 434 lecture 12 - iowa state universityclass.ece.iastate.edu/ee434/lectures/ee 434 lect 12 fall...

38
EE 434 Lecture 12 Process Flow (wrap up) Device Modeling in Semiconductor Processes

Upload: others

Post on 23-Aug-2020

4 views

Category:

Documents


0 download

TRANSCRIPT

Page 1: EE 434 Lecture 12 - Iowa State Universityclass.ece.iastate.edu/ee434/lectures/EE 434 Lect 12 Fall 2006.pdf · Lecture 12 Process Flow (wrap up) Device Modeling in Semiconductor Processes

EE 434Lecture 12

Process Flow (wrap up)

Device Modeling in Semiconductor Processes

Page 2: EE 434 Lecture 12 - Iowa State Universityclass.ece.iastate.edu/ee434/lectures/EE 434 Lect 12 Fall 2006.pdf · Lecture 12 Process Flow (wrap up) Device Modeling in Semiconductor Processes

Quiz 6How have process engineers configured a process to assure that the thickness of the gate oxide for the p-channel devices is nominally the same as that for the n-channel devices?

Page 3: EE 434 Lecture 12 - Iowa State Universityclass.ece.iastate.edu/ee434/lectures/EE 434 Lect 12 Fall 2006.pdf · Lecture 12 Process Flow (wrap up) Device Modeling in Semiconductor Processes

And the number is ….

6

31

2

45

7

8

9

Page 4: EE 434 Lecture 12 - Iowa State Universityclass.ece.iastate.edu/ee434/lectures/EE 434 Lect 12 Fall 2006.pdf · Lecture 12 Process Flow (wrap up) Device Modeling in Semiconductor Processes

And the number is ….

6

31

2

4

5

7

8

9

Page 5: EE 434 Lecture 12 - Iowa State Universityclass.ece.iastate.edu/ee434/lectures/EE 434 Lect 12 Fall 2006.pdf · Lecture 12 Process Flow (wrap up) Device Modeling in Semiconductor Processes

Quiz 6How have process engineers configured a process to assure that the thickness of the gate oxide for the p-channel devices is nominally the same as that for the n-channel devices? Solution:

The same polysilicon layer is used to form the gates of both the n-channel and the p-channel transistors

SiO2 is stripped and then regrown to assure uniformity of thin oxide across the whole wafer.

Page 6: EE 434 Lecture 12 - Iowa State Universityclass.ece.iastate.edu/ee434/lectures/EE 434 Lect 12 Fall 2006.pdf · Lecture 12 Process Flow (wrap up) Device Modeling in Semiconductor Processes

Process Flow

Processing Steps Have Been Discussed

Wafer Prep, Photolithography, Deposition, Etching, Diffusion, …

Combining these Processing Steps to Make Useful Integrated Circuits constitutes a Process Flow

Each Process has a unique process flowProcess flow constitutes very valuable IP

Page 7: EE 434 Lecture 12 - Iowa State Universityclass.ece.iastate.edu/ee434/lectures/EE 434 Lect 12 Fall 2006.pdf · Lecture 12 Process Flow (wrap up) Device Modeling in Semiconductor Processes
Page 8: EE 434 Lecture 12 - Iowa State Universityclass.ece.iastate.edu/ee434/lectures/EE 434 Lect 12 Fall 2006.pdf · Lecture 12 Process Flow (wrap up) Device Modeling in Semiconductor Processes
Page 9: EE 434 Lecture 12 - Iowa State Universityclass.ece.iastate.edu/ee434/lectures/EE 434 Lect 12 Fall 2006.pdf · Lecture 12 Process Flow (wrap up) Device Modeling in Semiconductor Processes
Page 10: EE 434 Lecture 12 - Iowa State Universityclass.ece.iastate.edu/ee434/lectures/EE 434 Lect 12 Fall 2006.pdf · Lecture 12 Process Flow (wrap up) Device Modeling in Semiconductor Processes
Page 11: EE 434 Lecture 12 - Iowa State Universityclass.ece.iastate.edu/ee434/lectures/EE 434 Lect 12 Fall 2006.pdf · Lecture 12 Process Flow (wrap up) Device Modeling in Semiconductor Processes
Page 12: EE 434 Lecture 12 - Iowa State Universityclass.ece.iastate.edu/ee434/lectures/EE 434 Lect 12 Fall 2006.pdf · Lecture 12 Process Flow (wrap up) Device Modeling in Semiconductor Processes
Page 13: EE 434 Lecture 12 - Iowa State Universityclass.ece.iastate.edu/ee434/lectures/EE 434 Lect 12 Fall 2006.pdf · Lecture 12 Process Flow (wrap up) Device Modeling in Semiconductor Processes
Page 14: EE 434 Lecture 12 - Iowa State Universityclass.ece.iastate.edu/ee434/lectures/EE 434 Lect 12 Fall 2006.pdf · Lecture 12 Process Flow (wrap up) Device Modeling in Semiconductor Processes

Basic Devices• Devices in Standard Processes

– MOS Transistors• n-channel• p-channel

– Capacitors– Resistors– Diodes– BJT (in some processes)

• npn• pnp

• Niche Devices– Photodetectors– MESFET– Schottky Diode (not Shockley)

– MEM Devices– ….

Primary Consideration in This Course

Limited Consideration in This Course

Page 15: EE 434 Lecture 12 - Iowa State Universityclass.ece.iastate.edu/ee434/lectures/EE 434 Lect 12 Fall 2006.pdf · Lecture 12 Process Flow (wrap up) Device Modeling in Semiconductor Processes

Basic Devices and Device Models

• Resistor• Capacitor• MOSFET• Diode• BJT

Page 16: EE 434 Lecture 12 - Iowa State Universityclass.ece.iastate.edu/ee434/lectures/EE 434 Lect 12 Fall 2006.pdf · Lecture 12 Process Flow (wrap up) Device Modeling in Semiconductor Processes

Basic Devices and Device Models

• Resistor• Capacitor• MOSFET• Diode• BJT

- Resistors and Capacitors were discussed previously in the context ofinterconnects

- Were generally considered parasitics in earlier discussions- Will now be considered as desired components- Models obviously will be very similar or identical

Page 17: EE 434 Lecture 12 - Iowa State Universityclass.ece.iastate.edu/ee434/lectures/EE 434 Lect 12 Fall 2006.pdf · Lecture 12 Process Flow (wrap up) Device Modeling in Semiconductor Processes

Basic Devices and Device Models

• Resistor• Capacitor • MOSFET• Diode• BJT

Page 18: EE 434 Lecture 12 - Iowa State Universityclass.ece.iastate.edu/ee434/lectures/EE 434 Lect 12 Fall 2006.pdf · Lecture 12 Process Flow (wrap up) Device Modeling in Semiconductor Processes

Resistors• Generally thin-film devices• Almost any thin-film layer can be used as a resistor

– Diffused resistors– Poly Resistors– Metal Resistors– “Thin-film” adders (SiCr or NiCr)

• Subject to process variations, gradient effects and local randomvariations

• Often temperature and voltage dependent– Ambient temperature– Local Heating

• Nonlinearities often a cause of distortion when used in circuits• Trimming possible resistors

– Laser,links,switches

Page 19: EE 434 Lecture 12 - Iowa State Universityclass.ece.iastate.edu/ee434/lectures/EE 434 Lect 12 Fall 2006.pdf · Lecture 12 Process Flow (wrap up) Device Modeling in Semiconductor Processes

Resistor Model

V

W d

L

I

IVR =

Model:

Page 20: EE 434 Lecture 12 - Iowa State Universityclass.ece.iastate.edu/ee434/lectures/EE 434 Lect 12 Fall 2006.pdf · Lecture 12 Process Flow (wrap up) Device Modeling in Semiconductor Processes

Resistivity

• Volumetric measure of conduction capability of a material

LR

Areais A

LAR

for homogeneousmaterial,ρ ⊥ A, R, Lunits : ohm cm

Page 21: EE 434 Lecture 12 - Iowa State Universityclass.ece.iastate.edu/ee434/lectures/EE 434 Lect 12 Fall 2006.pdf · Lecture 12 Process Flow (wrap up) Device Modeling in Semiconductor Processes

Sheet Resistance

R

W d

L

LRW R = ( for d << w, d << L ) units : ohms /

for homogeneous materials, R is independent of W, L, R

Page 22: EE 434 Lecture 12 - Iowa State Universityclass.ece.iastate.edu/ee434/lectures/EE 434 Lect 12 Fall 2006.pdf · Lecture 12 Process Flow (wrap up) Device Modeling in Semiconductor Processes

Relationship between ρ and R

d WA ×=LAR

RWA

=ρLRW R =

RxdRW

dW RWA

===ρ

Number of squares, NS, often used instead of L / W in determining resistance of film resistors

R=RNS

Page 23: EE 434 Lecture 12 - Iowa State Universityclass.ece.iastate.edu/ee434/lectures/EE 434 Lect 12 Fall 2006.pdf · Lecture 12 Process Flow (wrap up) Device Modeling in Semiconductor Processes

Example 1

W

R = ?

L

Page 24: EE 434 Lecture 12 - Iowa State Universityclass.ece.iastate.edu/ee434/lectures/EE 434 Lect 12 Fall 2006.pdf · Lecture 12 Process Flow (wrap up) Device Modeling in Semiconductor Processes

Example 1

W

L

SNWL

=

Page 25: EE 434 Lecture 12 - Iowa State Universityclass.ece.iastate.edu/ee434/lectures/EE 434 Lect 12 Fall 2006.pdf · Lecture 12 Process Flow (wrap up) Device Modeling in Semiconductor Processes

Example 1

.4 8 7 6 5 4 3 2 1

R = ?

Page 26: EE 434 Lecture 12 - Iowa State Universityclass.ece.iastate.edu/ee434/lectures/EE 434 Lect 12 Fall 2006.pdf · Lecture 12 Process Flow (wrap up) Device Modeling in Semiconductor Processes

Example 1

.4 8 7 6 5 4 3 2 1

R = R (8.4)

R = ?

NS=8.4

Page 27: EE 434 Lecture 12 - Iowa State Universityclass.ece.iastate.edu/ee434/lectures/EE 434 Lect 12 Fall 2006.pdf · Lecture 12 Process Flow (wrap up) Device Modeling in Semiconductor Processes

Corners in Film Resistors

Rule of Thumb: .55 squares for each corner

Corner

Page 28: EE 434 Lecture 12 - Iowa State Universityclass.ece.iastate.edu/ee434/lectures/EE 434 Lect 12 Fall 2006.pdf · Lecture 12 Process Flow (wrap up) Device Modeling in Semiconductor Processes

Example 2Determine R if R = 100 Ω /

Page 29: EE 434 Lecture 12 - Iowa State Universityclass.ece.iastate.edu/ee434/lectures/EE 434 Lect 12 Fall 2006.pdf · Lecture 12 Process Flow (wrap up) Device Modeling in Semiconductor Processes

Example 2

1 2 3 4 5 6 .55

1 2 3 4 5 6 7 .55

1

2

3

NS=17.1R = (17.1) RR = 1710 Ω

Page 30: EE 434 Lecture 12 - Iowa State Universityclass.ece.iastate.edu/ee434/lectures/EE 434 Lect 12 Fall 2006.pdf · Lecture 12 Process Flow (wrap up) Device Modeling in Semiconductor Processes

Resistivity of Materials used in Semiconductor Processing

• Cu: 1.7E-6 Ωcm• Al: 2.7E-4 Ωcm• Gold: 2.4E-6 Ωcm• Platinum: 3.0E-6 Ωcm• n-Si: .25 to 5 Ωcm• intrinsic Si: 2.5E5 Ωcm• SiO2: E14 Ωcm

Page 31: EE 434 Lecture 12 - Iowa State Universityclass.ece.iastate.edu/ee434/lectures/EE 434 Lect 12 Fall 2006.pdf · Lecture 12 Process Flow (wrap up) Device Modeling in Semiconductor Processes

Temperature CoefficientsUsed for indicating temperature sensitivity of resistors & capacitors

Cppm dTdR

R1TCR

610

tempop.

°

=

This diff eqn can easily be solved if TCR is a constant

( ) ( )TCR

10TT

126

12

TRTR−

= e

( ) ( ) ( )

−+≈ 61212 10

TCRTT1 TRTR

For a resistor:

Identical Expressions for Capacitors

Page 32: EE 434 Lecture 12 - Iowa State Universityclass.ece.iastate.edu/ee434/lectures/EE 434 Lect 12 Fall 2006.pdf · Lecture 12 Process Flow (wrap up) Device Modeling in Semiconductor Processes

Voltage CoefficientsUsed for indicating voltage sensitivity of resistors & capacitors

Vppm dVdR

R1VCR

610

voltage ref

=

This diff eqn can easily be solved if VCR is a constant

( ) ( )VCRVV

12

12

VRVR 610−

= e

( ) ( ) ( )

−+≈ 61212 10

VCRVV VRVR 1

For a resistor:

Identical Expressions for Capacitors

Page 33: EE 434 Lecture 12 - Iowa State Universityclass.ece.iastate.edu/ee434/lectures/EE 434 Lect 12 Fall 2006.pdf · Lecture 12 Process Flow (wrap up) Device Modeling in Semiconductor Processes

Temperature and Voltage Coefficients

• Temperature and voltage coefficients often quite large for diffused resistors

• Temperature and voltage coefficients often quite small for poly and metal resistors

Page 34: EE 434 Lecture 12 - Iowa State Universityclass.ece.iastate.edu/ee434/lectures/EE 434 Lect 12 Fall 2006.pdf · Lecture 12 Process Flow (wrap up) Device Modeling in Semiconductor Processes

Capacitance and Resistance in Interconnects

• See MOSIS WEB site for process parameters that characterize parasitic resistances and capacitances

www.mosis.org

Page 35: EE 434 Lecture 12 - Iowa State Universityclass.ece.iastate.edu/ee434/lectures/EE 434 Lect 12 Fall 2006.pdf · Lecture 12 Process Flow (wrap up) Device Modeling in Semiconductor Processes

Basic Devices and Device Models

• Resistor• Capacitor • MOSFET• Diode• BJT

Page 36: EE 434 Lecture 12 - Iowa State Universityclass.ece.iastate.edu/ee434/lectures/EE 434 Lect 12 Fall 2006.pdf · Lecture 12 Process Flow (wrap up) Device Modeling in Semiconductor Processes

CapacitanceC

A1

cond1 insulator

A2cond2

Parallel Plate

dAC ∈

= A = area of intersection of A1 & A2

d

Page 37: EE 434 Lecture 12 - Iowa State Universityclass.ece.iastate.edu/ee434/lectures/EE 434 Lect 12 Fall 2006.pdf · Lecture 12 Process Flow (wrap up) Device Modeling in Semiconductor Processes

Capacitance

dC hereA wCC

areaunit CapC If ddd

∈===

Parallel Plate

Page 38: EE 434 Lecture 12 - Iowa State Universityclass.ece.iastate.edu/ee434/lectures/EE 434 Lect 12 Fall 2006.pdf · Lecture 12 Process Flow (wrap up) Device Modeling in Semiconductor Processes

Capacitance

d pn

depletionregion

C

Junction Capacitor

dAC ∈

=

Note: d is voltage dependent-capacitance is voltage dependent-usually parasitic caps-varicaps or varactor diodes exploit

voltage dep. of C