Upload File

fpga camp - intellitech presentation

14
Build It or Buy It Build It or Buy It - Engineers may be missing what Engineers may be missing what their company actually wants their company actually wants Prepared for FPGA Camp Prepared for FPGA Camp By CJ Clark CEO, Intellitech Corp. Ramachandra Gambheer Managing Director Intellitech India Private Ltd. Bangalore Bangalore May 21, 2010

Upload: fpga-central

Post on 22-Apr-2015

1.066 views

Category:

Technology


1 download

Report

DESCRIPTION

 

TRANSCRIPT

Page 1: FPGA Camp - Intellitech Presentation

Build It or Buy It Build It or Buy It --Engineers may be missing what Engineers may be missing what g y gg y g

their company actually wantstheir company actually wantsPrepared for FPGA CampPrepared for FPGA Camp

By CJ ClarkCEO, Intellitech Corp., p

Ramachandra GambheerManaging Director

Intellitech India Private Ltd.

BangaloreBangaloreMay 21, 2010

Page 2: FPGA Camp - Intellitech Presentation

Intellitech Corp.Intellitech Corp.

2Copyright © Intellitech Corporation 2010 All rights reserved.

Page 3: FPGA Camp - Intellitech Presentation

Old methods won’t win customersOld methods won’t win customers

High-Level Tools show in-system logic levels (“H” and “L” for driving, “0” and

3Copyright © Intellitech Corporation 2010 All rights reserved.

“1” for receiving)

Page 4: FPGA Camp - Intellitech Presentation

Manage delivery Manage delivery –– don’t riskdon’t risk

DDR1/2/3 8 Pair @ 3.125Gb/SDDR Interface @ 200-535Mhz

OptionalAt-speed

MEMBIST IP

8 Pair @ 6.5Gb/SAt-speed Bit Error Rate

BER design downloaded at time-of-test

BERT-IP TX BERT-IP TXBERT-IP RX

MEMBIST-IP

BERT-IP TX BERT-IP RXBERT-IP RX

S Clk S ClkSys FPGAFPGAFPGA SysClk SysClk

JTAG/1149.1

SysClk

Quick how fast can you deliver a full at speed

4Copyright © Intellitech Corporation 2010 All rights reserved.

Quick, how fast can you deliver a full at-speedSERDES Test with at-speed DDR and guarantee success?

Page 5: FPGA Camp - Intellitech Presentation

PrePre--engineered Software makes the differenceengineered Software makes the differencePrePre--engineered Software makes the differenceengineered Software makes the difference

5Copyright © Intellitech Corporation 2010 All rights reserved.

Page 6: FPGA Camp - Intellitech Presentation

DesignDesign

V l PCB T tV l PCB T t

Proto DebugProto Debug

ESS/HASSESS/HASS

Vol. PCB TestVol. PCB Test

FunctionalFunctional

Field TestField Test

RepairRepair

6Copyright © Intellitech Corporation 2010 All rights reserved. 6

Page 7: FPGA Camp - Intellitech Presentation

SystemBIST – Pre-built FPGA EcosystemsSystemBIST – Pre-built FPGA Ecosystems

CPU orFPGA

MezzanineJTAG

FPGAw/CPU

XilinxAltera

T O

CPLD

SPI

RE

SET

WD

I

WD

O

XilinxAltera8 bitASH

GPIO/I2C

FLA

7Copyright © Intellitech Corporation 2010 All rights reserved.

DC/DC DC/DCGPIO/I2CJTAG (in)

Page 8: FPGA Camp - Intellitech Presentation

Structural test & Standards based Software simplifies tasksStructural test & Standards based Software simplifies tasks

Engineers not familiar with the entire system can create complex strategies for FPGA Engineers not familiar with the entire system can create complex strategies for FPGA configuration, security, anticonfiguration, security, anti--cloning, watchdogs, resets and Builtcloning, watchdogs, resets and Built--inin--Test outside the Test outside the critical path of Mission mode software developmentcritical path of Mission mode software development

8Copyright © Intellitech Corporation 2010 All rights reserved.

critical path of Mission mode software developmentcritical path of Mission mode software development

Page 9: FPGA Camp - Intellitech Presentation

Tool downloads PCB specific Tests to ICTool downloads PCB specific Tests to IC

AARCHIIVE

9Copyright © Intellitech Corporation 2010 All rights reserved. 9

Page 10: FPGA Camp - Intellitech Presentation

Move out of embedded software timelinesMove out of embedded software timelines

•Reduces in-house software costs•Mission Software lightly coupled to • reusable FPGA/BIT method through SPI

IN

S g•Less time/cost/skill with Automation Tools•Re-usable Security/Update/Config/BIT method

-HOU

SPEC

• 3rd party outsource-able• Requires only GUI expertise

USE

IAL

+

SYS

IST

GUITEM

GUISpecialist

10Copyright © Intellitech Corporation 2010 All rights reserved.

All Software Approach

Software + SystemBIST Approach

Page 11: FPGA Camp - Intellitech Presentation

Pin Level Diagnostics in the field or repair depotPin Level Diagnostics in the field or repair depot

FLASHFLASH InternetInternetPHYPHY

IntellitechWebsitew/ SystemBISTArchive

IntellitechWebsitew/ SystemBISTArchive

Failure map

CPUCPUSPI JTAGDiagnostic

Results

Return to UUT, Email, other

11Copyright © Intellitech Corporation 2010 All rights reserved.

FPGA Configuration

Page 12: FPGA Camp - Intellitech Presentation

CEO of Intellitech Corporation since 1988 University of New Hampshire College of Engineering and Ph sical Science (CEPS)Engineering and Physical Science (CEPS) Advisory Board (2000 to present)UNH Department of Electrical Engineering IA Board (2000 to present)Chair IEEE 1149.1 JTAG working group from 1996 to present and 2010 editorand 2010 editorActive in IEEE 1149.4, 1149.6, 1532, 1500, 1149.7, P1581 and P1687. He is co inventor on four US patents and over 30 othersHe is co-inventor on four US patents and over 30 othersHe has presented at the USPTO examiner education series, IEEE Lecture series, ITC, BTW, VTS, HOST and DATE.His first job in test was in 1978 with Plantronics/Wilcom.

Page 13: FPGA Camp - Intellitech Presentation
Page 14: FPGA Camp - Intellitech Presentation

• If further interested to know more and to have a live demo, please get in touch with

• [email protected]

Visit www.intellitech.com

Thank You


Building Multi-Processor FPGA Systems · FPGA Fabric “Soft Logic” SoC/FPGA Hardware Architecture Overview ARM-to-FPGA Bridges Data Width configurable FPGA 42K Logic Macros Using

FPGA Two Day Advanced FPGA Workshop Instructors

Fpga 03-cpld-and-fpga

FPGA Camp - National Instruments Presentation

VERSATILE FPGA PLATFORM Easy-access to FPGA technology

PCIe Gen 3.0 Presentation @ 4th FPGA Camp

FPGA - Spirospiroprojects.com/fpga-project-titles.pdf · 6 itvl46 fpga based automatic lighting system ... 12 itvl52 fpga based automation detection and notification of potholes and

FPGA based system design Programmable logic. FPGA Introduction FPGA Architecture Advantages & History of FPGA FPGA-Based System Design Goals

Introduction to IEEE P1687/IJTAG - Intellitech · IJTAG/P1687 Tutorial NATW 2010 (Full 7 Pages Here) Introduction to IEEE P1687/IJTAG CJ Clark, Bill Tuthill, Intellitech Corp. 69

From FPGA design to FPGA programming · 2008-11-07 · • Move from FPGA design to FPGA programming – using FPGAs “the software way” • Exploit inherent concurrency of FPGA

Building Multi-Processor FPGA Systems - eLinux.org · Building Multi-Processor FPGA Systems ... SoC/FPGA Hardware Architecture Overview ARM-to-FPGA ... Nios II SBT for Eclipse key

LabVIEWTM FPGA Course Manual Sample · Lesson 4 FPGA I/O LabVIEW FPGA Course Manual 4-2 ni.com A. Introduction Inputs and outputs on FPGA targets allow you to connect the FPGA target

Upgrading to SystemVerilog for FPGA Designs - FPGA Camp Bangalore, 2010

Altera FPGA FIFO master Programming Guide - FTDI Altera FPGA … · GuideAN_377 Altera FPGA FIFO master Programming ... Document Title: AN_377 Altera FPGA FIFO master Programming

Lecture FPGA-01 DE0 FPGA Development Board and Quartus II ...ljkau/Course/101/1012/... · Lecture FPGA-01 DE0 FPGA Development Board and Quartus II 9.1 FPGA Design Software Terasic

DS0128 Datasheet IGLOO2 FPGA and SmartFusion2 SoC FPGA

FPGA Overview Die Photos: Virtex FPGA vs. Pentium IV

PolarFire® FPGA and PolarFire SoC FPGA Programming User …

FPGA Devices & FPGA Design Flow

Introducing the Spartan 3E FPGA and VHDLcdn.sparkfun.com/datasheets/Dev/FPGA/IntroToSpartanFPGABook.pdf · Introducing the Spartan 3E FPGA and VHDL i Introducing the Spartan 3E FPGA

Xilinx CPLDs and FPGAs Module F2-1. CPLDs and FPGAs XC9500 CPLD XC4000 FPGA Spartan FPGA Spartan II FPGA Virtex FPGA

FPGA Pinout - how to define pins for FPGA

FPGA Implementation of Congestion Control Routers in …hvg.ece.concordia.ca/Publications/Thesis/Fariborz_thesis.pdf · FPGA Implementation of Congestion Control ... FPGA Implementation

Holistic FPGA Configuration Abstract - Intellitech · Figure 3. Lost Profits when products are hacked Other types of hacks can provide access to security passwords within a product

FPGA Devices & FPGA Design Flow ECE 545 Lecture 8

State Of FPGA: Current & Future - A Panel discussion @ 4th FPGA Camp

ECE 448 Lecture 5 FPGA Devices & FPGA Design Flow...FPGA Devices & FPGA Design Flow ECE 448 Lecture 5 . 2 ... ECE 448 – FPGA and ASIC Design with VHDL 6 Xilinx " Primary products:

FPGA Prototyping: HDL migration and FPGA Debug · PDF fileFPGA Prototyping: HDL migration and FPGA Debug ... is fast becoming the preferred methodology for ASIC verification. ... FPGA

FPGA Express HDL Reference Manual - PLDWorld.com · FPGA Express HDL Referencxe Manual iii 1 FPGA Express with Verilog HDL ... vi FPGA Express HDL Reference Manual Understanding the

CJ Clark, Intellitech Corp. BASICS of PDL and how it worksgrouper.ieee.org/groups/1149/1/PDL-tutorial.pdf · IP provided init_setup for IO. Parameters passed in ... CJ Clark, Intellitech

Rhino labs Prese4th ntation At FPGA Camp, Santa Clara, CA

FPGA Camp - Aldec Presentation

IntelliTech Microsystems Incorporated Copyright 2008 IntelliTech Microsystems, Inc. 4931B Telsa Drive, Bowie, MD 20715 301-860-0825 Developing The Use

ESS | FPGA for Dummies | 2015-12-08 | Maurizio Donna FPGA for Dummies Basic FPGA architecture

System- Realisierung - Support Server · Allegro FPGA System Planner Cadence ORCAD Capture FPGA PCB Tool Cadence Precision RTL FPGA Synthese Mentor Leonardo Spectrum FPGA Synthese