hard ip based soc design
DESCRIPTION
IP Based SoC DesignTRANSCRIPT
![Page 1: Hard ip based SoC design](https://reader033.vdocument.in/reader033/viewer/2022061603/558fcb8e1a28abfd388b46a0/html5/thumbnails/1.jpg)
Hard IP based SoC Design
E.Prabakaran
![Page 2: Hard ip based SoC design](https://reader033.vdocument.in/reader033/viewer/2022061603/558fcb8e1a28abfd388b46a0/html5/thumbnails/2.jpg)
Outline
Introduction Challenges Reusable Components Communication-Based Design Platform-Based Design Networks On-Chip
![Page 3: Hard ip based SoC design](https://reader033.vdocument.in/reader033/viewer/2022061603/558fcb8e1a28abfd388b46a0/html5/thumbnails/3.jpg)
Chip Overview
Several millions of transistors available
A processor core needs only some hundred K gates
Several processors fit on one chip
![Page 4: Hard ip based SoC design](https://reader033.vdocument.in/reader033/viewer/2022061603/558fcb8e1a28abfd388b46a0/html5/thumbnails/4.jpg)
Reuse
Transistors increases 60% / year Design productivity increases 20% / year Design gap is growing Combat by reuse Reuse by IPRs Requires new specification, methodology and tools
![Page 5: Hard ip based SoC design](https://reader033.vdocument.in/reader033/viewer/2022061603/558fcb8e1a28abfd388b46a0/html5/thumbnails/5.jpg)
Challenges
Core-based design solves all problems? Maybe, but several challenges remain: Core description System description Core intercommunication Verification Production volume
![Page 6: Hard ip based SoC design](https://reader033.vdocument.in/reader033/viewer/2022061603/558fcb8e1a28abfd388b46a0/html5/thumbnails/6.jpg)
Reusable Components
Intellectual Property (IP) Intellectual Property Rights (IPR) Synthesizable Core – Technology
Independent Soft Core – Technology Dependent Netlist Firm Core – Technology Dependent Netlist Hard Core – Fixed Layout
![Page 7: Hard ip based SoC design](https://reader033.vdocument.in/reader033/viewer/2022061603/558fcb8e1a28abfd388b46a0/html5/thumbnails/7.jpg)
Synthesizable Core
High-Level Description (e.g. VHDL or Verilog) Functional Verification Completed Synthesis is required Layout is required Size and Speed not predictable
![Page 8: Hard ip based SoC design](https://reader033.vdocument.in/reader033/viewer/2022061603/558fcb8e1a28abfd388b46a0/html5/thumbnails/8.jpg)
Soft Core
Technology Dependent Gate-Level Netlist May be parameterizable Layout is required Size and Speed somewhat predictable Floorplanning guidelines necessary
![Page 9: Hard ip based SoC design](https://reader033.vdocument.in/reader033/viewer/2022061603/558fcb8e1a28abfd388b46a0/html5/thumbnails/9.jpg)
Firm Core
Encrypted Black-Box Technology Dependent Gate-Level Netlist Floor-planning guidelines available Layout is required Size and Speed highly predictable
![Page 10: Hard ip based SoC design](https://reader033.vdocument.in/reader033/viewer/2022061603/558fcb8e1a28abfd388b46a0/html5/thumbnails/10.jpg)
Hard Core
Encrypted Black-Box Technology Specific Layout Size and Speed Determined May cause routing blockages and problems with chip
layout Not portable to other vendors
![Page 11: Hard ip based SoC design](https://reader033.vdocument.in/reader033/viewer/2022061603/558fcb8e1a28abfd388b46a0/html5/thumbnails/11.jpg)
Why use Hard Cores
![Page 12: Hard ip based SoC design](https://reader033.vdocument.in/reader033/viewer/2022061603/558fcb8e1a28abfd388b46a0/html5/thumbnails/12.jpg)
Why use Hard Cores
Implementation Level Microarchitecture Level
Specialized Logic Architecture Application Specific Processor Core General Purpose Processor Core Architecture Level Component and Communication Selection
![Page 13: Hard ip based SoC design](https://reader033.vdocument.in/reader033/viewer/2022061603/558fcb8e1a28abfd388b46a0/html5/thumbnails/13.jpg)
Why use Hard Cores
High Performance Low Power Consumption Predictable Memories Processor Cores FPGAs Analog and Mixed Signal Cores
![Page 14: Hard ip based SoC design](https://reader033.vdocument.in/reader033/viewer/2022061603/558fcb8e1a28abfd388b46a0/html5/thumbnails/14.jpg)
Questions
Q: What is the difference between soft cores and firm cores?
A: Firm cores are secret and the systems company never get
information of the internal architecture.
Q: What advantages do hard cores have?
A: High performance, low power, small, predictable
![Page 15: Hard ip based SoC design](https://reader033.vdocument.in/reader033/viewer/2022061603/558fcb8e1a28abfd388b46a0/html5/thumbnails/15.jpg)
Area Constraint
Since it is in the form of Layout
The size can not be changed
It occupies more area comparing with Soft core based cell
Constraints are pre defined and generated layout
![Page 16: Hard ip based SoC design](https://reader033.vdocument.in/reader033/viewer/2022061603/558fcb8e1a28abfd388b46a0/html5/thumbnails/16.jpg)