identifying pcie 3.0 dynamic equalization problems
DESCRIPTION
October 8, 2014 Webcast Identifying PCI Express 3.0 Dynamic Equalization Problems Dynamic equalization training is a unique capability in modern day serial data communication. Through optimization of transmitter and receiver equalization parameters we can push the limits of serial data rates. Troubleshooting dynamic equalization problems at the Physical and Protocol layers requires testing for proper functionality and compliance. Join Teledyne LeCroy's Stephen Mueller for this webinar to understand how to address this measurement challenge. The presentation will include real measurement examples and debugging techniques to pinpoint problems in the physical and protocol layers.TRANSCRIPT
![Page 1: Identifying PCIe 3.0 Dynamic Equalization Problems](https://reader031.vdocument.in/reader031/viewer/2022012302/558fcbc81a28ab02398b46c9/html5/thumbnails/1.jpg)
Identifying PCIe 3.0 Dynamic Equalization ProblemsStephen Mueller – Field Applications [email protected]
![Page 2: Identifying PCIe 3.0 Dynamic Equalization Problems](https://reader031.vdocument.in/reader031/viewer/2022012302/558fcbc81a28ab02398b46c9/html5/thumbnails/2.jpg)
PCI Express 3.0 – What’s new?
PCI Express 2.0 PCI Express 3.0Bit Rate 5 Gb/s 8 Gb/sEncoding 8B/10B 128B/130BOverhead 20% 1.5625%Effective Bit Rate 4 Gb/s per lane 7.88 Gb/s per laneTransmission Path Same as Gen 1 Same as Gen 1 and 2Receiver Testing Informative RequiredLink Equalization Testing NA Required
![Page 3: Identifying PCIe 3.0 Dynamic Equalization Problems](https://reader031.vdocument.in/reader031/viewer/2022012302/558fcbc81a28ab02398b46c9/html5/thumbnails/3.jpg)
PCI Express 3.0 PHY Layer
IC System Board PCIE Connector Plug-In Card IC
Signal degrades over long transmission path and connectors
![Page 4: Identifying PCIe 3.0 Dynamic Equalization Problems](https://reader031.vdocument.in/reader031/viewer/2022012302/558fcbc81a28ab02398b46c9/html5/thumbnails/4.jpg)
How does PCI Express 3.0 Work
TxEQ RxEQ
TxEQ – De-emphasis and Pre-shoot
RxEQ - CTLE
RxEQ – DFE
![Page 5: Identifying PCIe 3.0 Dynamic Equalization Problems](https://reader031.vdocument.in/reader031/viewer/2022012302/558fcbc81a28ab02398b46c9/html5/thumbnails/5.jpg)
De-emphasis
No Emphasis De-emphasis
TxEQ RxEQ
![Page 6: Identifying PCIe 3.0 Dynamic Equalization Problems](https://reader031.vdocument.in/reader031/viewer/2022012302/558fcbc81a28ab02398b46c9/html5/thumbnails/6.jpg)
De-emphasis Simulation
TxEQ
RxEQ
![Page 7: Identifying PCIe 3.0 Dynamic Equalization Problems](https://reader031.vdocument.in/reader031/viewer/2022012302/558fcbc81a28ab02398b46c9/html5/thumbnails/7.jpg)
Copyright © 2012, PCI-SIG, All Rights Reserved 7
Presets and Cursors
![Page 8: Identifying PCIe 3.0 Dynamic Equalization Problems](https://reader031.vdocument.in/reader031/viewer/2022012302/558fcbc81a28ab02398b46c9/html5/thumbnails/8.jpg)
How does PCI Express 3.0 Work
TxEQ RxEQ
Tx implements a FIR based equalization
1 of 11 presets are used during TxEQ process
Equalization is based on 3 tap (pre cursor + post cursor) to create de-emphasis and pre-shoot
Rx implements a behavior equalization algorithm
Behavorial CTLE
Behavioral DFE
Behavioral CDR
Rx will send TxEQ preset requests to Tx to optimize TxEQachieving Dynamic Equalization through link initialization
![Page 9: Identifying PCIe 3.0 Dynamic Equalization Problems](https://reader031.vdocument.in/reader031/viewer/2022012302/558fcbc81a28ab02398b46c9/html5/thumbnails/9.jpg)
LTSSM Walk-Through
![Page 10: Identifying PCIe 3.0 Dynamic Equalization Problems](https://reader031.vdocument.in/reader031/viewer/2022012302/558fcbc81a28ab02398b46c9/html5/thumbnails/10.jpg)
Dynamic Equalization Phases
There are 4 steps in the equalization process: Phase 0: Upstream sends Downstream
Transmitter and Receiver presets at 2.5G to be used upon entering 8.0G
Phase 1: 8GT/s link established at E-4 BER or better; Both sides advertise EQ capabilities via FS/LF fields
Phase 2: Downstream component adjusts Upstream TX while adjusting its own RX until achieving optimal settings
Phase 3: Upstream component adjusts Downstream TX while adjusting its own RX until achieving optimal settings
Both Preset and Cursor values can be used to adjust TX Equalization settings There are 10 Presets (pre-defined
combinations of de-emphasis and pre-shoot) legal for request during Phase 0, 2, and 3
There are a minimum of 42 combinations of de-emphasis and pre-shoot available when requesting via Cursor values
![Page 11: Identifying PCIe 3.0 Dynamic Equalization Problems](https://reader031.vdocument.in/reader031/viewer/2022012302/558fcbc81a28ab02398b46c9/html5/thumbnails/11.jpg)
Phase 2
System Add-in Card
Pro
toco
l
![Page 12: Identifying PCIe 3.0 Dynamic Equalization Problems](https://reader031.vdocument.in/reader031/viewer/2022012302/558fcbc81a28ab02398b46c9/html5/thumbnails/12.jpg)
Phase 2
System Add-in Card
Pro
toco
lMessage sent from root complex (system) to end point (add-in card)
Message sent from end point (add in card) to root complex(system)
![Page 13: Identifying PCIe 3.0 Dynamic Equalization Problems](https://reader031.vdocument.in/reader031/viewer/2022012302/558fcbc81a28ab02398b46c9/html5/thumbnails/13.jpg)
Phase 2
System Add-in Card
Pro
toco
l
![Page 14: Identifying PCIe 3.0 Dynamic Equalization Problems](https://reader031.vdocument.in/reader031/viewer/2022012302/558fcbc81a28ab02398b46c9/html5/thumbnails/14.jpg)
Phase 2
System Add-in Card
Pro
toco
l
![Page 15: Identifying PCIe 3.0 Dynamic Equalization Problems](https://reader031.vdocument.in/reader031/viewer/2022012302/558fcbc81a28ab02398b46c9/html5/thumbnails/15.jpg)
Phase 2
System Add-in Card
Pro
toco
l
The Upstream Port requests specific Transmitter Equalization settings from the Downstream Port by specifying a desired preset or cursor values.
![Page 16: Identifying PCIe 3.0 Dynamic Equalization Problems](https://reader031.vdocument.in/reader031/viewer/2022012302/558fcbc81a28ab02398b46c9/html5/thumbnails/16.jpg)
Phase 2
System Add-in Card
Pro
toco
l
The Downstream port responds in the protocol confirming it has changed it’s Transmit
Equalization settings to the requested preset or cursor value.
![Page 17: Identifying PCIe 3.0 Dynamic Equalization Problems](https://reader031.vdocument.in/reader031/viewer/2022012302/558fcbc81a28ab02398b46c9/html5/thumbnails/17.jpg)
Channel
Phase 2
System Add-in Card
Pro
toco
lE
lect
rical
System Add-in Card
TxEQ RxEQ
![Page 18: Identifying PCIe 3.0 Dynamic Equalization Problems](https://reader031.vdocument.in/reader031/viewer/2022012302/558fcbc81a28ab02398b46c9/html5/thumbnails/18.jpg)
Phase 2
System Add-in Card
Pro
toco
lE
lect
rical
System Add-in Card
TxEQ RxEQChannel
![Page 19: Identifying PCIe 3.0 Dynamic Equalization Problems](https://reader031.vdocument.in/reader031/viewer/2022012302/558fcbc81a28ab02398b46c9/html5/thumbnails/19.jpg)
Phase 2
System Add-in Card
System Add-in Card
Pro
toco
lE
lect
rical TxEQ RxEQChannel
![Page 20: Identifying PCIe 3.0 Dynamic Equalization Problems](https://reader031.vdocument.in/reader031/viewer/2022012302/558fcbc81a28ab02398b46c9/html5/thumbnails/20.jpg)
Phase 2
System Add-in Card
System Add-in Card
Pro
toco
lE
lect
rical TxEQ RxEQChannel
![Page 21: Identifying PCIe 3.0 Dynamic Equalization Problems](https://reader031.vdocument.in/reader031/viewer/2022012302/558fcbc81a28ab02398b46c9/html5/thumbnails/21.jpg)
Phase 2
System Add-in Card
Pro
toco
l
![Page 22: Identifying PCIe 3.0 Dynamic Equalization Problems](https://reader031.vdocument.in/reader031/viewer/2022012302/558fcbc81a28ab02398b46c9/html5/thumbnails/22.jpg)
Phase 3
System Add-in Card
Pro
toco
l
Root complex (system) requests preset 1 TxEQ setting from end point (add in card)
End point (add in card) notifies root complex (system) that it’s TxEQ has been set to preset 1
![Page 23: Identifying PCIe 3.0 Dynamic Equalization Problems](https://reader031.vdocument.in/reader031/viewer/2022012302/558fcbc81a28ab02398b46c9/html5/thumbnails/23.jpg)
What Was Accomplished?
Channel
SystemTxEQ RxEQ
ChannelRxEQ TxEQ
Channel
Phase 2
Phase 3
System TxEQ and Add-in Card RxEQ are optimized for the channel
Add-in Card TxEQ and System RxEQ are optimized for the channel
Result: BER < 10-12
Add-in Card
![Page 24: Identifying PCIe 3.0 Dynamic Equalization Problems](https://reader031.vdocument.in/reader031/viewer/2022012302/558fcbc81a28ab02398b46c9/html5/thumbnails/24.jpg)
Teledyne LeCroy PCIE Gen3 Line CardPHY Layer Electrical Transmitter Testing
PHY Layer Electrical Receiver Testing Link Equalization Testing
Scope Scope + BERT Scope + PeRT3 + Protosync
PCI Express® ArchitecturePHY Test Specification Revision 3.0
Section 2.1, 2.2, 2.5, 2.6
PCI Express® ArchitecturePHY Test Specification Revision 3.0 Section 2.9,
2.8PCI Express® Base Specification . Section 4.3
PCI Express® ArchitecturePHY Test Specification Revision 3.0 Section
2.3, 2.4, 2.7, 2.10, 2.11
Built-in 3 tap de-emphasis/pre-shoot and Protocol aware for loopback
initialization and SKP filtering
Only Test Solution in the Industryfor compliance testing and characterization of
PCIE Gen3 Link Equalization
Built-in PCIE Gen3 required jitter sources (SJ, RJ, Differential Mode Jitter, Common Mode Jitter)
Proto-Sync PCIE Gen3 decode and trigger for in depth debug and characterization
![Page 25: Identifying PCIe 3.0 Dynamic Equalization Problems](https://reader031.vdocument.in/reader031/viewer/2022012302/558fcbc81a28ab02398b46c9/html5/thumbnails/25.jpg)
SEG Compliance Testing for PCI-SIG Certification
![Page 26: Identifying PCIe 3.0 Dynamic Equalization Problems](https://reader031.vdocument.in/reader031/viewer/2022012302/558fcbc81a28ab02398b46c9/html5/thumbnails/26.jpg)
Test Setup
![Page 27: Identifying PCIe 3.0 Dynamic Equalization Problems](https://reader031.vdocument.in/reader031/viewer/2022012302/558fcbc81a28ab02398b46c9/html5/thumbnails/27.jpg)
Link Equalization with the PeRT
![Page 28: Identifying PCIe 3.0 Dynamic Equalization Problems](https://reader031.vdocument.in/reader031/viewer/2022012302/558fcbc81a28ab02398b46c9/html5/thumbnails/28.jpg)
Trigger Generator triggers at selected
state Scope captures waveforms
(see upper right) ProtoSync
Waveforms auto- formatted and exported to protocol analyzer software (see lower right)
User “clicking” packets in protocol trace auto- zooms and highlights waveforms in scope window
Analysis User examines protocol trace
and analog waveforms for anomalous data
Protocol and Electrical Data Using Protosync
![Page 29: Identifying PCIe 3.0 Dynamic Equalization Problems](https://reader031.vdocument.in/reader031/viewer/2022012302/558fcbc81a28ab02398b46c9/html5/thumbnails/29.jpg)
Example: Slow Electrical Response
![Page 30: Identifying PCIe 3.0 Dynamic Equalization Problems](https://reader031.vdocument.in/reader031/viewer/2022012302/558fcbc81a28ab02398b46c9/html5/thumbnails/30.jpg)
Example: Protocol But No Electrical ResponseEverything appears to be working correctly in the protocol
Protocol request for preset 1
Protocol response confirming change to preset 1
Look at the electrical signal and you see the DUT never actually changed to preset 1
![Page 31: Identifying PCIe 3.0 Dynamic Equalization Problems](https://reader031.vdocument.in/reader031/viewer/2022012302/558fcbc81a28ab02398b46c9/html5/thumbnails/31.jpg)
Error: Response to preset/cursor requests must not exceed 500 ns or 1000 ns Caveat: Late electrical responses won’t be caught by protocol test Impact: DUT will fail the Link EQ Compliance Test Purpose: During link equalization late responses may cause devices to train their receivers
improperly
Example: Slow Protocol Response
![Page 32: Identifying PCIe 3.0 Dynamic Equalization Problems](https://reader031.vdocument.in/reader031/viewer/2022012302/558fcbc81a28ab02398b46c9/html5/thumbnails/32.jpg)
Example: Timeout at Phase 3 Preset Request
PeRT state machine log identifies timeout during dynamic equalization process.
Choose from PeRT trigger list to capture relevant waveform on scope. Splitters are used to pick off the upstream and downstream signal
![Page 33: Identifying PCIe 3.0 Dynamic Equalization Problems](https://reader031.vdocument.in/reader031/viewer/2022012302/558fcbc81a28ab02398b46c9/html5/thumbnails/33.jpg)
DUT Firmware Bug in EQ Settings
PeRT sends request for Preset 4 – DUT attenuates output to 20mV
![Page 34: Identifying PCIe 3.0 Dynamic Equalization Problems](https://reader031.vdocument.in/reader031/viewer/2022012302/558fcbc81a28ab02398b46c9/html5/thumbnails/34.jpg)
Error: Measured P8 TxEQ not within spec of de-emphasis of 3.5±1.0dB and preshoot of 3.5±1.0dB
Caveat: Won’t be caught by protocol test since measurement is electrical
Impact: DUT will fail the Link EQ Compliance Test Purpose: Inappropriate P7 or P8 values may result in failure to
operate at E-4 or a breakdown in equalization negotiation
Example: Bad TxEQ Electrical
![Page 35: Identifying PCIe 3.0 Dynamic Equalization Problems](https://reader031.vdocument.in/reader031/viewer/2022012302/558fcbc81a28ab02398b46c9/html5/thumbnails/35.jpg)
Error: DUT BER not E-12 or better Impact: DUT will fail the Link EQ Compliance Test Purpose: PCIe assumes a low BER. A high BER can
cause link to fail and re-train at lower speeds.
Example: BER Exceeds E-12
![Page 36: Identifying PCIe 3.0 Dynamic Equalization Problems](https://reader031.vdocument.in/reader031/viewer/2022012302/558fcbc81a28ab02398b46c9/html5/thumbnails/36.jpg)
Thank You for Joining Us!
Questions?