introduction to eda & hdlportal.unimap.edu.my/portal/page/portal30/lecture notes... ·...
TRANSCRIPT
![Page 1: INTRODUCTION TO EDA & HDLportal.unimap.edu.my/portal/page/portal30/Lecture Notes... · 2018-06-25 · HDL-based Design Flow Using appropriate EDA, any HDL-based design can be optimized](https://reader035.vdocument.in/reader035/viewer/2022062914/5e6c73b1c0254b40ea18b31d/html5/thumbnails/1.jpg)
| SCHOOL OF MICROELECTRONIC ENGINEERING | UniMAP
EMT 351/4 DIGITAL IC DESIGN
INTRODUCTION TO
EDA & HDL
EMT 353/3 DIGITAL IC DESIGN
![Page 2: INTRODUCTION TO EDA & HDLportal.unimap.edu.my/portal/page/portal30/Lecture Notes... · 2018-06-25 · HDL-based Design Flow Using appropriate EDA, any HDL-based design can be optimized](https://reader035.vdocument.in/reader035/viewer/2022062914/5e6c73b1c0254b40ea18b31d/html5/thumbnails/2.jpg)
In This Semester..
![Page 3: INTRODUCTION TO EDA & HDLportal.unimap.edu.my/portal/page/portal30/Lecture Notes... · 2018-06-25 · HDL-based Design Flow Using appropriate EDA, any HDL-based design can be optimized](https://reader035.vdocument.in/reader035/viewer/2022062914/5e6c73b1c0254b40ea18b31d/html5/thumbnails/3.jpg)
Algorithm-Level Behavioral Description
Register-Transfer Level (RTL) Structural Description
Logic/Transistor Circuit Description
VLSI Mask Layout
Logic Synthesis
Layout Synthesis
(High-Level Synthesis)
System Specification
(System-Level Synthesis)
Layout Verification
Logic Verification
Behavioral Verification
System Verification
Systematic Digital IC Design Flow
![Page 4: INTRODUCTION TO EDA & HDLportal.unimap.edu.my/portal/page/portal30/Lecture Notes... · 2018-06-25 · HDL-based Design Flow Using appropriate EDA, any HDL-based design can be optimized](https://reader035.vdocument.in/reader035/viewer/2022062914/5e6c73b1c0254b40ea18b31d/html5/thumbnails/4.jpg)
System Specification
System functionality (application)
Operating environment (IO interface)
Cost (development, manufacture, test)
Size/weight (# of chips, board area, box size)
Power consumption
Flexibility (specification changes, added
functionality)
Human language
(English, Japanese, Thai, etc.)
System Specification
![Page 5: INTRODUCTION TO EDA & HDLportal.unimap.edu.my/portal/page/portal30/Lecture Notes... · 2018-06-25 · HDL-based Design Flow Using appropriate EDA, any HDL-based design can be optimized](https://reader035.vdocument.in/reader035/viewer/2022062914/5e6c73b1c0254b40ea18b31d/html5/thumbnails/5.jpg)
Algorithm Description
System Specification
Software languages (C/C++, Java)
Hardware languages (Verilog,
VHDL)
Functional Simulation
(SW/HW co-simulation)
Data : types/widths, structures, arrays
Process : expressions, control-flow, procedures,
functions
Communication : protocols
Simulation : input stimulus, output verification
manual translation
Human language
System Synthesis/Verification
![Page 6: INTRODUCTION TO EDA & HDLportal.unimap.edu.my/portal/page/portal30/Lecture Notes... · 2018-06-25 · HDL-based Design Flow Using appropriate EDA, any HDL-based design can be optimized](https://reader035.vdocument.in/reader035/viewer/2022062914/5e6c73b1c0254b40ea18b31d/html5/thumbnails/6.jpg)
Algorithm Description Software languages (C/C++, Java)
Hardware languages (Verilog,
VHDL)
Functional
Simulation
RTL Structural Description Verilog, VHDL
Architecture description
Module (CPU, memory, register, functional unit, IO
interface)
Bus architecture
Module description (functional/structural)
Combinational/sequential circuit description
manual translation
(High-Level Synthesis)
High-Level Synthesis / Verification
![Page 7: INTRODUCTION TO EDA & HDLportal.unimap.edu.my/portal/page/portal30/Lecture Notes... · 2018-06-25 · HDL-based Design Flow Using appropriate EDA, any HDL-based design can be optimized](https://reader035.vdocument.in/reader035/viewer/2022062914/5e6c73b1c0254b40ea18b31d/html5/thumbnails/7.jpg)
Logic Verification
Timing Verification
Power analysis
RTL Structural Description
Logic/Transistor Circuit Description Verilog, VHDL
Schematic
Netlist
Verilog, VHDL
Logic Minimization
Technology Mapping
Cell components (gates, registers, transistors)
Nets
IO pins
Logic Synthesis/Verification
![Page 8: INTRODUCTION TO EDA & HDLportal.unimap.edu.my/portal/page/portal30/Lecture Notes... · 2018-06-25 · HDL-based Design Flow Using appropriate EDA, any HDL-based design can be optimized](https://reader035.vdocument.in/reader035/viewer/2022062914/5e6c73b1c0254b40ea18b31d/html5/thumbnails/8.jpg)
Circuit topology
verification
Design rule check
Timing Verification
Logic / Transistor Circuit Netlist Verilog, VHDL
Schematic
Netlist
VLSI Mask Layout Mask Pattern
Cell / module layout (manual or
auto)
Place and Route
Layers (well, diffusion, polysilicon,
metals, vias)
Rectangle, polygons
Layout Synthesis/Verification
![Page 9: INTRODUCTION TO EDA & HDLportal.unimap.edu.my/portal/page/portal30/Lecture Notes... · 2018-06-25 · HDL-based Design Flow Using appropriate EDA, any HDL-based design can be optimized](https://reader035.vdocument.in/reader035/viewer/2022062914/5e6c73b1c0254b40ea18b31d/html5/thumbnails/9.jpg)
CAD/EDA Tools
Electronic design automation (EDA) is the category of tools for designing and producing electronic systems ranging from printed circuit boards (PCBs) to integrated circuits.
This is sometimes referred to as ECAD (electronic computer-aided design) or just CAD.
Among of the well-known EDA companies are Aldec. Inc., Cadence, Mentor Graphics, Silvaco and Synopsis, Inc.
(more details in http://en.wikipedia.org/wiki/List_of_EDA_companies)
![Page 10: INTRODUCTION TO EDA & HDLportal.unimap.edu.my/portal/page/portal30/Lecture Notes... · 2018-06-25 · HDL-based Design Flow Using appropriate EDA, any HDL-based design can be optimized](https://reader035.vdocument.in/reader035/viewer/2022062914/5e6c73b1c0254b40ea18b31d/html5/thumbnails/10.jpg)
What is HDL ?
HDL – Hardware Description Language
Used to describe the behavioral aspects of a circuit function
Used to describe the logic functionality of a circuit
Sometimes used to show the netlist of a circuit
Levels of abstraction
![Page 11: INTRODUCTION TO EDA & HDLportal.unimap.edu.my/portal/page/portal30/Lecture Notes... · 2018-06-25 · HDL-based Design Flow Using appropriate EDA, any HDL-based design can be optimized](https://reader035.vdocument.in/reader035/viewer/2022062914/5e6c73b1c0254b40ea18b31d/html5/thumbnails/11.jpg)
Cont..
Types of HDL (widely used)
Verilog
VHDL (VHSIC HDL – Very High Speed Integrated Circuit Hardware Description Language)
Higher Level Design Abstraction Languages
SystemVerilog
SystemC
Hybrid Languages
Supports mixed-signal circuit design
Verilog-A, Verilog-AMS
![Page 12: INTRODUCTION TO EDA & HDLportal.unimap.edu.my/portal/page/portal30/Lecture Notes... · 2018-06-25 · HDL-based Design Flow Using appropriate EDA, any HDL-based design can be optimized](https://reader035.vdocument.in/reader035/viewer/2022062914/5e6c73b1c0254b40ea18b31d/html5/thumbnails/12.jpg)
VHDL vs Verilog
Always an argument on which is a better form of HDL
Both has its advantages and disadvantages
Whichever is more suitable to be used as the standard HDL depends largely on individual designer
Most EDA/CAD design tools in the market can handle both Verilog & VHDL
![Page 13: INTRODUCTION TO EDA & HDLportal.unimap.edu.my/portal/page/portal30/Lecture Notes... · 2018-06-25 · HDL-based Design Flow Using appropriate EDA, any HDL-based design can be optimized](https://reader035.vdocument.in/reader035/viewer/2022062914/5e6c73b1c0254b40ea18b31d/html5/thumbnails/13.jpg)
Cont..
Verilog
Easy to write
Easy to read & understand as it is similar to C (syntax based on C)
Easier to learn compared to VHDL
Have switch-level modeling
More compact code
![Page 14: INTRODUCTION TO EDA & HDLportal.unimap.edu.my/portal/page/portal30/Lecture Notes... · 2018-06-25 · HDL-based Design Flow Using appropriate EDA, any HDL-based design can be optimized](https://reader035.vdocument.in/reader035/viewer/2022062914/5e6c73b1c0254b40ea18b31d/html5/thumbnails/14.jpg)
Cont..
VHDL
It is more complicated & more difficult to learn compared to Verilog (syntax based on ADA)
More coding rules to follow
More flexible compared to Verilog
Can reflect real design more efficiently
![Page 15: INTRODUCTION TO EDA & HDLportal.unimap.edu.my/portal/page/portal30/Lecture Notes... · 2018-06-25 · HDL-based Design Flow Using appropriate EDA, any HDL-based design can be optimized](https://reader035.vdocument.in/reader035/viewer/2022062914/5e6c73b1c0254b40ea18b31d/html5/thumbnails/15.jpg)
Cont..
Graphical Difference between Verilog and VHDL
![Page 16: INTRODUCTION TO EDA & HDLportal.unimap.edu.my/portal/page/portal30/Lecture Notes... · 2018-06-25 · HDL-based Design Flow Using appropriate EDA, any HDL-based design can be optimized](https://reader035.vdocument.in/reader035/viewer/2022062914/5e6c73b1c0254b40ea18b31d/html5/thumbnails/16.jpg)
Relationship of HDL & EDA
HDL-based design is now a dominant design paradigm used by industry.
EDA tools will act as a companion of HDL which it verifies the design’s functionality, optimize it and create appropriate netlist according to physical technology.
HDL and EDA put much focus on functionality rather than individual transistors or gates.
![Page 17: INTRODUCTION TO EDA & HDLportal.unimap.edu.my/portal/page/portal30/Lecture Notes... · 2018-06-25 · HDL-based Design Flow Using appropriate EDA, any HDL-based design can be optimized](https://reader035.vdocument.in/reader035/viewer/2022062914/5e6c73b1c0254b40ea18b31d/html5/thumbnails/17.jpg)
Cont..
EDA verifies the functionality and checked whether it satisfy the design constraints (such as area, speed, power, performance).
The portability and technology independency of HDL-based design makes it suitable for use with current EDAs. One can modify, reuse and improve designs anywhere, anytime.
![Page 18: INTRODUCTION TO EDA & HDLportal.unimap.edu.my/portal/page/portal30/Lecture Notes... · 2018-06-25 · HDL-based Design Flow Using appropriate EDA, any HDL-based design can be optimized](https://reader035.vdocument.in/reader035/viewer/2022062914/5e6c73b1c0254b40ea18b31d/html5/thumbnails/18.jpg)
HDL-based Design Flow
Using appropriate EDA, any HDL-based design can be optimized accordingly to the designer’s target of implementation, whether ASIC or FPGA.
Both of these targets do have a similar design steps, in such as design, verify, synthesis, and test of digital circuits.
ASIC-targeted design – complex design flow (architecture of ASIC is not fixed)
FPGA-targeted design – simpler design flow (design which passes the post-synthesis timing requirements could be downloaded into the fixed architecture FPGA)
![Page 19: INTRODUCTION TO EDA & HDLportal.unimap.edu.my/portal/page/portal30/Lecture Notes... · 2018-06-25 · HDL-based Design Flow Using appropriate EDA, any HDL-based design can be optimized](https://reader035.vdocument.in/reader035/viewer/2022062914/5e6c73b1c0254b40ea18b31d/html5/thumbnails/19.jpg)
Cont..
Question Where does HDL plays it role?
![Page 20: INTRODUCTION TO EDA & HDLportal.unimap.edu.my/portal/page/portal30/Lecture Notes... · 2018-06-25 · HDL-based Design Flow Using appropriate EDA, any HDL-based design can be optimized](https://reader035.vdocument.in/reader035/viewer/2022062914/5e6c73b1c0254b40ea18b31d/html5/thumbnails/20.jpg)
Importance of HDL
Designs can be described at very abstract level using HDL
can write without sticking to any technology
Functional verification can be done early in the design cycle
can optimize & modify RTL description until meet desired functionality
HDL design is analogous to computer programming
provide concise representation of design compared to schematic
![Page 21: INTRODUCTION TO EDA & HDLportal.unimap.edu.my/portal/page/portal30/Lecture Notes... · 2018-06-25 · HDL-based Design Flow Using appropriate EDA, any HDL-based design can be optimized](https://reader035.vdocument.in/reader035/viewer/2022062914/5e6c73b1c0254b40ea18b31d/html5/thumbnails/21.jpg)
Designing Dilemma..
![Page 22: INTRODUCTION TO EDA & HDLportal.unimap.edu.my/portal/page/portal30/Lecture Notes... · 2018-06-25 · HDL-based Design Flow Using appropriate EDA, any HDL-based design can be optimized](https://reader035.vdocument.in/reader035/viewer/2022062914/5e6c73b1c0254b40ea18b31d/html5/thumbnails/22.jpg)
| SCHOOL OF MICROELECTRONIC ENGINEERING | UniMAP
EMT 351/4 DIGITAL IC DESIGN
INTRODUCTION TO
EDA & HDL
EXTRA
EMT 353/3 DIGITAL IC DESIGN
![Page 23: INTRODUCTION TO EDA & HDLportal.unimap.edu.my/portal/page/portal30/Lecture Notes... · 2018-06-25 · HDL-based Design Flow Using appropriate EDA, any HDL-based design can be optimized](https://reader035.vdocument.in/reader035/viewer/2022062914/5e6c73b1c0254b40ea18b31d/html5/thumbnails/23.jpg)
Example : Design a 2-1 MUX
Specifications
•Module name : MUX
•Input pins : A, B, Sel
•Output pins : OutAB
•Function
![Page 24: INTRODUCTION TO EDA & HDLportal.unimap.edu.my/portal/page/portal30/Lecture Notes... · 2018-06-25 · HDL-based Design Flow Using appropriate EDA, any HDL-based design can be optimized](https://reader035.vdocument.in/reader035/viewer/2022062914/5e6c73b1c0254b40ea18b31d/html5/thumbnails/24.jpg)
Create a Truth Table
Example : Design a 2-1 MUX
![Page 25: INTRODUCTION TO EDA & HDLportal.unimap.edu.my/portal/page/portal30/Lecture Notes... · 2018-06-25 · HDL-based Design Flow Using appropriate EDA, any HDL-based design can be optimized](https://reader035.vdocument.in/reader035/viewer/2022062914/5e6c73b1c0254b40ea18b31d/html5/thumbnails/25.jpg)
Gate Level Description ?
![Page 26: INTRODUCTION TO EDA & HDLportal.unimap.edu.my/portal/page/portal30/Lecture Notes... · 2018-06-25 · HDL-based Design Flow Using appropriate EDA, any HDL-based design can be optimized](https://reader035.vdocument.in/reader035/viewer/2022062914/5e6c73b1c0254b40ea18b31d/html5/thumbnails/26.jpg)
The previous example just for a
simple hardware design, what if
designing a processor?
Use hardware Description language (HDL)
HARDWARE DESCRIPTION
LANGUAGE (HDL)
![Page 27: INTRODUCTION TO EDA & HDLportal.unimap.edu.my/portal/page/portal30/Lecture Notes... · 2018-06-25 · HDL-based Design Flow Using appropriate EDA, any HDL-based design can be optimized](https://reader035.vdocument.in/reader035/viewer/2022062914/5e6c73b1c0254b40ea18b31d/html5/thumbnails/27.jpg)
Equivalent Verilog Description
(Netlist)
![Page 28: INTRODUCTION TO EDA & HDLportal.unimap.edu.my/portal/page/portal30/Lecture Notes... · 2018-06-25 · HDL-based Design Flow Using appropriate EDA, any HDL-based design can be optimized](https://reader035.vdocument.in/reader035/viewer/2022062914/5e6c73b1c0254b40ea18b31d/html5/thumbnails/28.jpg)
![Page 29: INTRODUCTION TO EDA & HDLportal.unimap.edu.my/portal/page/portal30/Lecture Notes... · 2018-06-25 · HDL-based Design Flow Using appropriate EDA, any HDL-based design can be optimized](https://reader035.vdocument.in/reader035/viewer/2022062914/5e6c73b1c0254b40ea18b31d/html5/thumbnails/29.jpg)
![Page 30: INTRODUCTION TO EDA & HDLportal.unimap.edu.my/portal/page/portal30/Lecture Notes... · 2018-06-25 · HDL-based Design Flow Using appropriate EDA, any HDL-based design can be optimized](https://reader035.vdocument.in/reader035/viewer/2022062914/5e6c73b1c0254b40ea18b31d/html5/thumbnails/30.jpg)
![Page 31: INTRODUCTION TO EDA & HDLportal.unimap.edu.my/portal/page/portal30/Lecture Notes... · 2018-06-25 · HDL-based Design Flow Using appropriate EDA, any HDL-based design can be optimized](https://reader035.vdocument.in/reader035/viewer/2022062914/5e6c73b1c0254b40ea18b31d/html5/thumbnails/31.jpg)
Many ways to Code
![Page 32: INTRODUCTION TO EDA & HDLportal.unimap.edu.my/portal/page/portal30/Lecture Notes... · 2018-06-25 · HDL-based Design Flow Using appropriate EDA, any HDL-based design can be optimized](https://reader035.vdocument.in/reader035/viewer/2022062914/5e6c73b1c0254b40ea18b31d/html5/thumbnails/32.jpg)
LET’S TRY THIS…1-bit Full Adder
![Page 33: INTRODUCTION TO EDA & HDLportal.unimap.edu.my/portal/page/portal30/Lecture Notes... · 2018-06-25 · HDL-based Design Flow Using appropriate EDA, any HDL-based design can be optimized](https://reader035.vdocument.in/reader035/viewer/2022062914/5e6c73b1c0254b40ea18b31d/html5/thumbnails/33.jpg)
LAB 0 : Design code
![Page 34: INTRODUCTION TO EDA & HDLportal.unimap.edu.my/portal/page/portal30/Lecture Notes... · 2018-06-25 · HDL-based Design Flow Using appropriate EDA, any HDL-based design can be optimized](https://reader035.vdocument.in/reader035/viewer/2022062914/5e6c73b1c0254b40ea18b31d/html5/thumbnails/34.jpg)
LAB 0 (cont’d), spot the errors
![Page 35: INTRODUCTION TO EDA & HDLportal.unimap.edu.my/portal/page/portal30/Lecture Notes... · 2018-06-25 · HDL-based Design Flow Using appropriate EDA, any HDL-based design can be optimized](https://reader035.vdocument.in/reader035/viewer/2022062914/5e6c73b1c0254b40ea18b31d/html5/thumbnails/35.jpg)
LAB 0 : Testbench code
![Page 36: INTRODUCTION TO EDA & HDLportal.unimap.edu.my/portal/page/portal30/Lecture Notes... · 2018-06-25 · HDL-based Design Flow Using appropriate EDA, any HDL-based design can be optimized](https://reader035.vdocument.in/reader035/viewer/2022062914/5e6c73b1c0254b40ea18b31d/html5/thumbnails/36.jpg)
Exercise 2.1
1) Design an equivalent Verilog HDL code
2) Design an equivalent Test bench code
3) Sketch the expected waveform showing all input and output involved
![Page 37: INTRODUCTION TO EDA & HDLportal.unimap.edu.my/portal/page/portal30/Lecture Notes... · 2018-06-25 · HDL-based Design Flow Using appropriate EDA, any HDL-based design can be optimized](https://reader035.vdocument.in/reader035/viewer/2022062914/5e6c73b1c0254b40ea18b31d/html5/thumbnails/37.jpg)
A
B
C
DY
1) Design an equivalent Verilog HDL code
2) Design an equivalent Test bench code
3) Sketch the expected waveform showing all input and output involved
Exercise 2.2