lecture 2 esdm
DESCRIPTION
EsdmTRANSCRIPT
![Page 1: Lecture 2 ESDM](https://reader031.vdocument.in/reader031/viewer/2022013107/547ef652b4af9fda158b578b/html5/thumbnails/1.jpg)
Modeling of Gates 1
Modeling of Digital Gates
![Page 2: Lecture 2 ESDM](https://reader031.vdocument.in/reader031/viewer/2022013107/547ef652b4af9fda158b578b/html5/thumbnails/2.jpg)
Modeling of Gates 2
Positive and Negative Logic
Logic value 0
Logic value 1
Positive Logic
H
L Logic value 1
Logic value 0
Negative Logic
H
L
Positive Binary Logic System High level - logic
1Low level - logic
0
Negative Binary Logic System High level - logic
0Low level - logic
1
Logic ‘1’Logic ‘0’Undefined value
![Page 3: Lecture 2 ESDM](https://reader031.vdocument.in/reader031/viewer/2022013107/547ef652b4af9fda158b578b/html5/thumbnails/3.jpg)
Modeling of Gates 3
TTL Logic Levels• Logic ‘1’ - VH
2.4V VH 5V
• Logic ‘0’ - VL
0V VL 0.4 V
• Undefined 0.4 V < V < 2.4 V
![Page 4: Lecture 2 ESDM](https://reader031.vdocument.in/reader031/viewer/2022013107/547ef652b4af9fda158b578b/html5/thumbnails/4.jpg)
Modeling of Gates 4
TTL Logic Levels• Floating signals may take on illegal values
• What happens during a signal transition?
0.4V
2.4V
Logic ‘0’
Undefined
Logic ‘1’
![Page 5: Lecture 2 ESDM](https://reader031.vdocument.in/reader031/viewer/2022013107/547ef652b4af9fda158b578b/html5/thumbnails/5.jpg)
Modeling of Gates 5
Classification of Logic Families
Logic families are classified based on• Devices Used
example: diodes ,transistors etc.• Structure of Digital Circuits
example: MOSFET(PMOS,NMOS)
![Page 6: Lecture 2 ESDM](https://reader031.vdocument.in/reader031/viewer/2022013107/547ef652b4af9fda158b578b/html5/thumbnails/6.jpg)
Modeling of Gates 6
Logic Families Differ In:
• Logic Levels • Propagation Delays• Driving Capabilities• Other Parameters
![Page 7: Lecture 2 ESDM](https://reader031.vdocument.in/reader031/viewer/2022013107/547ef652b4af9fda158b578b/html5/thumbnails/7.jpg)
Modeling of Gates 7
TTL and CMOS(basic structures)
BJT
TTL
MOSFET(NMOS, PMOS)
CMOS
Transistor Types
Logic Gate Families
![Page 8: Lecture 2 ESDM](https://reader031.vdocument.in/reader031/viewer/2022013107/547ef652b4af9fda158b578b/html5/thumbnails/8.jpg)
Modeling of Gates 8
TTL and CMOS(Characteristics)
TTL CMOS
•Faster•Stronger drive capability
•Low power consumption•Simpler to make•Greater packing density•Better noise immunity
![Page 9: Lecture 2 ESDM](https://reader031.vdocument.in/reader031/viewer/2022013107/547ef652b4af9fda158b578b/html5/thumbnails/9.jpg)
Modeling of Gates 9
Integration levels• SSI -small scale integration• MSI -medium scale integration• LSI -large scale integration• VLSI-very large scale integration• ULSI-ultra large scale integration• GSI -giant scale integration
Complexity of a single chip is called Scale of Integration.
![Page 10: Lecture 2 ESDM](https://reader031.vdocument.in/reader031/viewer/2022013107/547ef652b4af9fda158b578b/html5/thumbnails/10.jpg)
Modeling of Gates 10
Integration Levels (comparison)
Levels of integration
Transistors/package
Gates/chip
Applications
SSI 1-100 <12 Logic gatesOp-amps
MSI 100-1000 12-99 Registers Filters
LSI 1000-10000
1000 8 bit processor, A/D converter
![Page 11: Lecture 2 ESDM](https://reader031.vdocument.in/reader031/viewer/2022013107/547ef652b4af9fda158b578b/html5/thumbnails/11.jpg)
Modeling of Gates 11
….contd
VLSI 10k gates/chip
16,32 bit processor256KB memoryDS processor
ULSI 100k gates/chip
64 bit processor8 MB memoryImage processor
GSI 1M gates/chip
64 MB memorymultiprocessor
![Page 12: Lecture 2 ESDM](https://reader031.vdocument.in/reader031/viewer/2022013107/547ef652b4af9fda158b578b/html5/thumbnails/12.jpg)
Modeling of Gates 12
TRANSISTOR TRANSISTOR
LOGIC
![Page 13: Lecture 2 ESDM](https://reader031.vdocument.in/reader031/viewer/2022013107/547ef652b4af9fda158b578b/html5/thumbnails/13.jpg)
Modeling of Gates 13
TALK FLOW
• LOGIC FAMILY• WHY TTL• I/P & O/P CHARACTERISTICS• DIFFERENT TYPES OF CONNECTIONS• BASIC PROPERTIES• DIFFERENT TYPES OF TTL LOGIC GATES• LOGIC FAMILY TRADE OFFS• PERFORMANCE CHARACTERISTICS• PRECAUTION• APPLICATION• CONCLUSION
![Page 14: Lecture 2 ESDM](https://reader031.vdocument.in/reader031/viewer/2022013107/547ef652b4af9fda158b578b/html5/thumbnails/14.jpg)
Modeling of Gates 14
Logic Families
• RTL – Resistor-Transistor Logic• DTL – Diode-Transistor Logic• TTL – Transistor-Transistor
Logic• ECL – Emitter-Coupled Logic•MOS – Metal-oxide
semiconductor• CMOS – Complementary MOS
![Page 15: Lecture 2 ESDM](https://reader031.vdocument.in/reader031/viewer/2022013107/547ef652b4af9fda158b578b/html5/thumbnails/15.jpg)
Modeling of Gates 15
DTL
![Page 16: Lecture 2 ESDM](https://reader031.vdocument.in/reader031/viewer/2022013107/547ef652b4af9fda158b578b/html5/thumbnails/16.jpg)
Modeling of Gates 16
TTL Supply voltage +5V• Typically pulls HIGH only to
about +3.5V• Can drive TTL, NMOS • Pull-up resistor can swing TTL
output to full +5V
![Page 17: Lecture 2 ESDM](https://reader031.vdocument.in/reader031/viewer/2022013107/547ef652b4af9fda158b578b/html5/thumbnails/17.jpg)
Modeling of Gates 17
TTL input and output
• Input Sources a sizable (mA) current when held LOW
• Draws only a small (20µA) current when HIGH Output
• Can sink a large current to GND when LOW
• Can source at least a few mA when HIGH at about +3.5V
• Threshold is around +1.3V
![Page 18: Lecture 2 ESDM](https://reader031.vdocument.in/reader031/viewer/2022013107/547ef652b4af9fda158b578b/html5/thumbnails/18.jpg)
Modeling of Gates 18
Totem Pole TTL
![Page 19: Lecture 2 ESDM](https://reader031.vdocument.in/reader031/viewer/2022013107/547ef652b4af9fda158b578b/html5/thumbnails/19.jpg)
Modeling of Gates 19
Open Collector TTL
![Page 20: Lecture 2 ESDM](https://reader031.vdocument.in/reader031/viewer/2022013107/547ef652b4af9fda158b578b/html5/thumbnails/20.jpg)
Modeling of Gates 20
SCHOTTKY TTL
• A Schottky PN junction is made up of a semiconductor and a metal. This kindof junction has two characteristics: low turn-on voltage and low junction capacitance.
• When a Schottky junction is used the transistor is faster because of the lower junction capacitance .
• Schottky TTL is thus faster than standard TTL and the terminal voltages are slightlydifferent.
![Page 21: Lecture 2 ESDM](https://reader031.vdocument.in/reader031/viewer/2022013107/547ef652b4af9fda158b578b/html5/thumbnails/21.jpg)
Modeling of Gates 21
Schottky TTL
• Schottky diodes and
Schottky transistors
replace conventional TTL
transistors
![Page 22: Lecture 2 ESDM](https://reader031.vdocument.in/reader031/viewer/2022013107/547ef652b4af9fda158b578b/html5/thumbnails/22.jpg)
Modeling of Gates 22
Basic properties of TTL families
![Page 23: Lecture 2 ESDM](https://reader031.vdocument.in/reader031/viewer/2022013107/547ef652b4af9fda158b578b/html5/thumbnails/23.jpg)
Modeling of Gates 23
Building logic gates with transistors
Input Output
0 1
1 0
![Page 24: Lecture 2 ESDM](https://reader031.vdocument.in/reader031/viewer/2022013107/547ef652b4af9fda158b578b/html5/thumbnails/24.jpg)
Modeling of Gates 24
Basic Transistor-Transistor Logic (TTL) Inverter
![Page 25: Lecture 2 ESDM](https://reader031.vdocument.in/reader031/viewer/2022013107/547ef652b4af9fda158b578b/html5/thumbnails/25.jpg)
Modeling of Gates 25
TTL AND gate implementation
![Page 26: Lecture 2 ESDM](https://reader031.vdocument.in/reader031/viewer/2022013107/547ef652b4af9fda158b578b/html5/thumbnails/26.jpg)
Modeling of Gates 26
TTL NOR gate implementation
![Page 27: Lecture 2 ESDM](https://reader031.vdocument.in/reader031/viewer/2022013107/547ef652b4af9fda158b578b/html5/thumbnails/27.jpg)
Modeling of Gates 27
Logic Family Tradeoffs
![Page 28: Lecture 2 ESDM](https://reader031.vdocument.in/reader031/viewer/2022013107/547ef652b4af9fda158b578b/html5/thumbnails/28.jpg)
Modeling of Gates 28
PERFORMANCE CHARACTERISTICS
• – Supply voltage• – Speed Power Product• – Fan-out• – Noise immunity• – Speed• – Propagation Delay Time
![Page 29: Lecture 2 ESDM](https://reader031.vdocument.in/reader031/viewer/2022013107/547ef652b4af9fda158b578b/html5/thumbnails/29.jpg)
Modeling of Gates 29
Switching Time
Vdd90% Vdd
10% Vdd
tHL tLH
Vo
tr tf
![Page 30: Lecture 2 ESDM](https://reader031.vdocument.in/reader031/viewer/2022013107/547ef652b4af9fda158b578b/html5/thumbnails/30.jpg)
Modeling of Gates 30
Output Switching Times
• tLH- low to high rise time (tr)
Time interval between 10% to 90% of Vdd
• tHL- high to low time or fall time (tf)
Time for signal to fall from 90%Vdd to 10%Vdd
![Page 31: Lecture 2 ESDM](https://reader031.vdocument.in/reader031/viewer/2022013107/547ef652b4af9fda158b578b/html5/thumbnails/31.jpg)
Modeling of Gates 31
Maximum Switching Frequency
• Switching is fast with tmin=thl+tlh
• Max switching freq is given by fmax=1/tmin
• Eg: thl =0.5 nsec, tlh=1.0 nsec
tmin =1.5 nsec
fmax=1/ tmin=666.67Mhz
![Page 32: Lecture 2 ESDM](https://reader031.vdocument.in/reader031/viewer/2022013107/547ef652b4af9fda158b578b/html5/thumbnails/32.jpg)
Modeling of Gates 32
Propagation Delay
It is the physical delay as the logical signal propagates through the gates.
![Page 33: Lecture 2 ESDM](https://reader031.vdocument.in/reader031/viewer/2022013107/547ef652b4af9fda158b578b/html5/thumbnails/33.jpg)
Modeling of Gates 33
tplh and tphl
• tplh-is the propagation delay component for an output high to low transition.– It is the time which elapses from the
instance the input reaches 50% of VDD to the time the output reaches 50% of VDD.
• tphl –is the propagation delay component for an output low to high transition.
![Page 34: Lecture 2 ESDM](https://reader031.vdocument.in/reader031/viewer/2022013107/547ef652b4af9fda158b578b/html5/thumbnails/34.jpg)
Modeling of Gates 34
Fan-out
Fan-out of a gate is the number of gates driven by that gate i.e the maximum number of gates (load ) that can exist without impairing the normal operation of the gate.
![Page 35: Lecture 2 ESDM](https://reader031.vdocument.in/reader031/viewer/2022013107/547ef652b4af9fda158b578b/html5/thumbnails/35.jpg)
Modeling of Gates 35
Fan-out
![Page 36: Lecture 2 ESDM](https://reader031.vdocument.in/reader031/viewer/2022013107/547ef652b4af9fda158b578b/html5/thumbnails/36.jpg)
Modeling of Gates 36
Fan-out Of Inverter
No Load :Fan-out is 0
With 3 inverter load:Fan-out is 3
Load: Fan-out is 1
![Page 37: Lecture 2 ESDM](https://reader031.vdocument.in/reader031/viewer/2022013107/547ef652b4af9fda158b578b/html5/thumbnails/37.jpg)
Modeling of Gates 37
Fan-in
Fan-in of a gate is the number of inputs that can be connected to it without impairing the normal operation of the gate.
Number of inputs to a logic gate example: for NAND gate with n inputs
n = 2: Fan-in:2
n = 3: Fan-in:3
n = 4: Fan-in:4
![Page 38: Lecture 2 ESDM](https://reader031.vdocument.in/reader031/viewer/2022013107/547ef652b4af9fda158b578b/html5/thumbnails/38.jpg)
Modeling of Gates 38
Other details to be considered…
• Extension of propagation delay concepts to other logic gates. eg: AND gate, OR gate.
• Effect of Fan-in and Fan-out on logic cascades.
![Page 39: Lecture 2 ESDM](https://reader031.vdocument.in/reader031/viewer/2022013107/547ef652b4af9fda158b578b/html5/thumbnails/39.jpg)
Modeling of Gates 39
Noise Margin
![Page 40: Lecture 2 ESDM](https://reader031.vdocument.in/reader031/viewer/2022013107/547ef652b4af9fda158b578b/html5/thumbnails/40.jpg)
Modeling of Gates 40
Propagation delay
![Page 41: Lecture 2 ESDM](https://reader031.vdocument.in/reader031/viewer/2022013107/547ef652b4af9fda158b578b/html5/thumbnails/41.jpg)
Modeling of Gates 41
Propagation delays
REFERENCE:-Data abstracted from Texas Instruments TTL Data Book
![Page 42: Lecture 2 ESDM](https://reader031.vdocument.in/reader031/viewer/2022013107/547ef652b4af9fda158b578b/html5/thumbnails/42.jpg)
Modeling of Gates 42
More caution on TTL
• An open TTL input is barely high so do not leave
• Unused inputs that affect the logic state of a chip
• (e.g. RESET input) must be tied to HIGH or LOW as appropriate
![Page 43: Lecture 2 ESDM](https://reader031.vdocument.in/reader031/viewer/2022013107/547ef652b4af9fda158b578b/html5/thumbnails/43.jpg)
Modeling of Gates 43
APPLICATION OF TTL
• In educational institutions TTL usually preferred because it does not have any handling restrictions.
• Also we can use open collector gates to drive LEDS and LAMPS.
![Page 44: Lecture 2 ESDM](https://reader031.vdocument.in/reader031/viewer/2022013107/547ef652b4af9fda158b578b/html5/thumbnails/44.jpg)
Modeling of Gates 44
Simple Voltmeter MonitorsTTL Supplies
![Page 45: Lecture 2 ESDM](https://reader031.vdocument.in/reader031/viewer/2022013107/547ef652b4af9fda158b578b/html5/thumbnails/45.jpg)
Modeling of Gates 45
CONCLUSION
Transistor Transistor Logic (TTL) is a class of digital circuits built from BJT and resistors.
It is notable for being a widespread integrated circuit family used in many applications such as computers, industrial controls, test equipment and instrumentation etc.
![Page 46: Lecture 2 ESDM](https://reader031.vdocument.in/reader031/viewer/2022013107/547ef652b4af9fda158b578b/html5/thumbnails/46.jpg)
Modeling of Gates 46
Questions
? ? ?? ? ? ?
? ? ?