logic design - chapter 9: registers
DESCRIPTION
- REGISTER WITH PARALLEL LOAD. - SHIFT REGISTER BASICS. - SERIAL IN/SERIAL OUT SHIFT REGISTERS. - Operation Of Shift Registers. - PARALLEL IN/SERIAL OUT SHIFT REGISTERS. - 4-bit parallel in/serial out shift register. - BIDIRECTIONAL SHIFT REGISTER. - The function table of the register. - Ring Shift Counter. - Ring Shift Counter Operation. - Johnson Shift Counter. - Johnson Shift Counter Operation.TRANSCRIPT
![Page 1: Logic Design - Chapter 9: Registers](https://reader033.vdocument.in/reader033/viewer/2022061206/54829bceb47959ec0c8b4856/html5/thumbnails/1.jpg)
1
CHAPTER 9
REGISTERS
![Page 2: Logic Design - Chapter 9: Registers](https://reader033.vdocument.in/reader033/viewer/2022061206/54829bceb47959ec0c8b4856/html5/thumbnails/2.jpg)
2
REGISTER WITH PARALLEL LOAD
Load Clock Clear Function
0
1
x
x
↓
x
1
1
0
No change
Load
clear
![Page 3: Logic Design - Chapter 9: Registers](https://reader033.vdocument.in/reader033/viewer/2022061206/54829bceb47959ec0c8b4856/html5/thumbnails/3.jpg)
3
SHIFT REGISTER BASICS
![Page 4: Logic Design - Chapter 9: Registers](https://reader033.vdocument.in/reader033/viewer/2022061206/54829bceb47959ec0c8b4856/html5/thumbnails/4.jpg)
4
SERIAL IN/SERIAL OUT SHIFT REGISTERS
CP
![Page 5: Logic Design - Chapter 9: Registers](https://reader033.vdocument.in/reader033/viewer/2022061206/54829bceb47959ec0c8b4856/html5/thumbnails/5.jpg)
5
Operation Of Shift Registers
Clock
pulse
Serial I/P
Bit
State of register
( parallel outputs )
Serial
0/P bit
Initial 1 0 1 1 1 1
1 1 1 0 1 1 1
2 0 1 1 0 1 1
3 1 0 1 1 0 0
4 x 1 0 1 1 1
![Page 6: Logic Design - Chapter 9: Registers](https://reader033.vdocument.in/reader033/viewer/2022061206/54829bceb47959ec0c8b4856/html5/thumbnails/6.jpg)
6
PARALLEL IN/SERIAL OUT SHIFT REGISTERS
![Page 7: Logic Design - Chapter 9: Registers](https://reader033.vdocument.in/reader033/viewer/2022061206/54829bceb47959ec0c8b4856/html5/thumbnails/7.jpg)
7
4-bit parallel in/serial out shift register
![Page 8: Logic Design - Chapter 9: Registers](https://reader033.vdocument.in/reader033/viewer/2022061206/54829bceb47959ec0c8b4856/html5/thumbnails/8.jpg)
8
BIDIRECTIONAL SHIFT REGISTER
No change
Shift right
Shift left
Parallel load
![Page 9: Logic Design - Chapter 9: Registers](https://reader033.vdocument.in/reader033/viewer/2022061206/54829bceb47959ec0c8b4856/html5/thumbnails/9.jpg)
9
The function table of the register
S1 S0 Operation
0
0
1
1
0
1
0
1
No change.
Shift right.
Shift left.
Parallel load.
![Page 10: Logic Design - Chapter 9: Registers](https://reader033.vdocument.in/reader033/viewer/2022061206/54829bceb47959ec0c8b4856/html5/thumbnails/10.jpg)
10
Ring Shift Counter
![Page 11: Logic Design - Chapter 9: Registers](https://reader033.vdocument.in/reader033/viewer/2022061206/54829bceb47959ec0c8b4856/html5/thumbnails/11.jpg)
11
Ring Shift Counter Operation
Q3 Q2 Q1 Q0 0 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0
![Page 12: Logic Design - Chapter 9: Registers](https://reader033.vdocument.in/reader033/viewer/2022061206/54829bceb47959ec0c8b4856/html5/thumbnails/12.jpg)
12
Johnson Shift Counter
![Page 13: Logic Design - Chapter 9: Registers](https://reader033.vdocument.in/reader033/viewer/2022061206/54829bceb47959ec0c8b4856/html5/thumbnails/13.jpg)
13
Johnson Shift Counter Operation
![Page 14: Logic Design - Chapter 9: Registers](https://reader033.vdocument.in/reader033/viewer/2022061206/54829bceb47959ec0c8b4856/html5/thumbnails/14.jpg)
14
Q3 Q2 Q1 Q0 T0 0 0 0 0 T1 0 0 0 1 T2 0 0 1 1 T3 0 1 1 1 T4 1 1 1 1 T5 1 1 1 0 T6 1 1 0 0 T7 1 0 0 0 T0 0 0 0 0