logic synthesis for low power cmos digital design
DESCRIPTION
Logic Synthesis For Low Power CMOS Digital Design. Outlines. Power consumption model Dynamic power minimization Reduction of output gate transitions i. Logic synthesis for low power ii. State assignment for low power Turning-off portions of a circuit Leakage power minimization. V DD. - PowerPoint PPT PresentationTRANSCRIPT
![Page 1: Logic Synthesis For Low Power CMOS Digital Design](https://reader035.vdocument.in/reader035/viewer/2022062517/56813844550346895d9fee08/html5/thumbnails/1.jpg)
Logic Synthesis For Low Power CMOS Digital Design
![Page 2: Logic Synthesis For Low Power CMOS Digital Design](https://reader035.vdocument.in/reader035/viewer/2022062517/56813844550346895d9fee08/html5/thumbnails/2.jpg)
Outlines
• Power consumption model
• Dynamic power minimization
– Reduction of output gate transitions
i. Logic synthesis for low power
ii. State assignment for low power
– Turning-off portions of a circuit
• Leakage power minimization
![Page 3: Logic Synthesis For Low Power CMOS Digital Design](https://reader035.vdocument.in/reader035/viewer/2022062517/56813844550346895d9fee08/html5/thumbnails/3.jpg)
![Page 4: Logic Synthesis For Low Power CMOS Digital Design](https://reader035.vdocument.in/reader035/viewer/2022062517/56813844550346895d9fee08/html5/thumbnails/4.jpg)
Power Dissipation
• Static dissipation due to leakage circuit
• Short-circuit dissipation
• Charge and discharge of a load capacitor
Vin Vout
VDD
GND
o
![Page 5: Logic Synthesis For Low Power CMOS Digital Design](https://reader035.vdocument.in/reader035/viewer/2022062517/56813844550346895d9fee08/html5/thumbnails/5.jpg)
Power Dissipation Model
P: the power dissipation for a gate,
C: the load capacitance,
Vdd: the supply voltage,
Tcyc: the clock period,
E: the transition count of the gate per clock cycle.
P C V T Edd cyc 1
22( )
![Page 6: Logic Synthesis For Low Power CMOS Digital Design](https://reader035.vdocument.in/reader035/viewer/2022062517/56813844550346895d9fee08/html5/thumbnails/6.jpg)
How to Compute Transition Density?
signal probability P1(g):
the probability of a logic 1 at the output of gate g
signal probability P0(g):
the probability of a logic 0 at the output of gate g, 1-P1(g)
signal transition probability(density) Pt
0 1 or 1 0
1
2
3
45
i1i2
i3i4
![Page 7: Logic Synthesis For Low Power CMOS Digital Design](https://reader035.vdocument.in/reader035/viewer/2022062517/56813844550346895d9fee08/html5/thumbnails/7.jpg)
Simulation-based Computation
LogicSimulator
Logic waveformof each node
• Input-pattern dependent
• Two many input patterns
![Page 8: Logic Synthesis For Low Power CMOS Digital Design](https://reader035.vdocument.in/reader035/viewer/2022062517/56813844550346895d9fee08/html5/thumbnails/8.jpg)
Probability-based Computation
A simple method :
gi1P0(g) =P1(g) =
P1(i1)P0(i1)
P1(g) = P1(i1) *P1(i2)
P0(g) = 1-P1(g)
P0(g) = P0(i1) *P0(i2)
P1(g) = 1-P0(g)
g
gi1i2
i1i2
![Page 9: Logic Synthesis For Low Power CMOS Digital Design](https://reader035.vdocument.in/reader035/viewer/2022062517/56813844550346895d9fee08/html5/thumbnails/9.jpg)
Probability-based Computation
A simple method :
1
2
3
45
i1i2
i3i4
Timeti ti+1
P0(e)P1(e)
P1(e)P0(e)
..........
• (1-P1(g))*P1(g) P1(g)*(1-P1(g))
=> 2*P1(g)*(1-P1(g))
• Inaccuracy of the simple model
– Temporal relations
– Spatial relations
![Page 10: Logic Synthesis For Low Power CMOS Digital Design](https://reader035.vdocument.in/reader035/viewer/2022062517/56813844550346895d9fee08/html5/thumbnails/10.jpg)
Technology Mapping For Low Power
(a) Circuit to be mapped
Gate Type Area Intrinsic Input Load Cap. Cap. INV 928 0.1029 0.0514 NAND2 1392 0.1421 0.0747 NAND3 1856 0.1768 0.0868 AOI33 3248 0.3526 0.1063
(b) Characteristics of the Library
Pt=
0.179
Pt=
0.179
Pt=
0.179
G1
G2G3
abcdef
Pt=0.109
Pt=0.109
out
![Page 11: Logic Synthesis For Low Power CMOS Digital Design](https://reader035.vdocument.in/reader035/viewer/2022062517/56813844550346895d9fee08/html5/thumbnails/11.jpg)
Technology Mapping For Low Power
G1
G2G3
abcdef
out
AOI33
INV
Area Cost: 4176Power Cost: 0.0907
(c) Minimum-Area Mapping
out
G1
G2G3
abcdef
NAND3NAND2 WIRE
NAND3Area Cost: 5104Power Cost: 0.0803
(d) Minimum-Power Mapping
![Page 12: Logic Synthesis For Low Power CMOS Digital Design](https://reader035.vdocument.in/reader035/viewer/2022062517/56813844550346895d9fee08/html5/thumbnails/12.jpg)
State Assignment
S2
S1
S3
01-0
00
10-1
0-1-01
-011
11
Combinational Logic
PI PO
PS NS
u1
u2
v1
v2
S4
![Page 13: Logic Synthesis For Low Power CMOS Digital Design](https://reader035.vdocument.in/reader035/viewer/2022062517/56813844550346895d9fee08/html5/thumbnails/13.jpg)
State Assignment for Low Power Design
• Uneven distribution of state transitions in Finite State Machine
• State assignment such that states with high transitions are given state codes of short distance
• Minimize
– w(s,t): transition between s and t (power cost)
w s t dist enc s enc tall pairs
( , ) ( ( ), ( )) s,t
area cost + (1- ) power cost
![Page 14: Logic Synthesis For Low Power CMOS Digital Design](https://reader035.vdocument.in/reader035/viewer/2022062517/56813844550346895d9fee08/html5/thumbnails/14.jpg)
State Probability Model
Sk Si
Ik,i
Prob(Si) = Pr ( ) Pr ( ),,( )
ob S ob Ik k iSk PS Si
where PS(Si) : the set of immediately previous
states of Si,
Prob(Ik,i): the probability of input pattern
Ik,i
![Page 15: Logic Synthesis For Low Power CMOS Digital Design](https://reader035.vdocument.in/reader035/viewer/2022062517/56813844550346895d9fee08/html5/thumbnails/15.jpg)
State Probability Model (cont.)
• The summation of all states probability is equal to 1, therefore
• The state probabilities of Si’s can be
obtained by solving the linear system using the Cholesky Decomposition method.
Pr ( ) Pr ( ) .... Pr ( ) ,
Pr ( ) Pr ( ) Pr ( ),,( )
ob S ob S ob S
ob S ob S ob Im
i k k iPS Si
1 2 1
i = 1 to m.
Sk
![Page 16: Logic Synthesis For Low Power CMOS Digital Design](https://reader035.vdocument.in/reader035/viewer/2022062517/56813844550346895d9fee08/html5/thumbnails/16.jpg)
Partitioning of a Controller
START s4
s6
s5
s2 s7
s3
M1
M2
4
21
2
21
4
21
1
21
2
21
9
42
7
42
1/00
0/00
0/01
0/00
1/10
0/10
1/101/01
0/00
1/10
0/00
00/0
1/00
1/00
• Turning Off Portions of a Circuit
![Page 17: Logic Synthesis For Low Power CMOS Digital Design](https://reader035.vdocument.in/reader035/viewer/2022062517/56813844550346895d9fee08/html5/thumbnails/17.jpg)
Four Questions:
1. How do we determine the submachine to be turned on in each clock cycle?
2. When an inactive submachine becomes active, how do we set it to the correct state for the next clock cycle?
3. How does an active submachine relinquish control and pass it to the submachine
which will become active in the next clock cycle?
4. Physically, how do we turn off a piece of combinational logic?
![Page 18: Logic Synthesis For Low Power CMOS Digital Design](https://reader035.vdocument.in/reader035/viewer/2022062517/56813844550346895d9fee08/html5/thumbnails/18.jpg)
Question 1
How do we determine which submachine to be turned on?
current state + input next state
the submachine to be turned on
To simplify the control logic:
state code:
– States in the same submachine will have the same control bits.
– The remaining bits will be used to distinguish among states in the same submachine.
need control logic tomake this decision
control bits
![Page 19: Logic Synthesis For Low Power CMOS Digital Design](https://reader035.vdocument.in/reader035/viewer/2022062517/56813844550346895d9fee08/html5/thumbnails/19.jpg)
State Code of the Sub-machines
START S4
s6
s5
s2 s7
s3
M1
M2
4
21
2
21
4
21
1
21
2
21
9
42
7
42
1/00
0/00
0/01
0/00
1/10
0/10
1/101/01
0/00
1/10
0/00
00/0
1/00
1/00
![Page 20: Logic Synthesis For Low Power CMOS Digital Design](https://reader035.vdocument.in/reader035/viewer/2022062517/56813844550346895d9fee08/html5/thumbnails/20.jpg)
Question 2
When an inactive submachine becomes active, how do we set it to the correct state?
Include the crossing transition in the state transition table of the submachine
![Page 21: Logic Synthesis For Low Power CMOS Digital Design](https://reader035.vdocument.in/reader035/viewer/2022062517/56813844550346895d9fee08/html5/thumbnails/21.jpg)
An Example
s0
s1
s2
s3
s4
s5
1
1
0
110
M1 M2
input present state next state output
M1
0 1 0 1 0 1
s0s0s1s1s2s2
s1s3s2s3s1s5
101011
input present state next state output
M2
0 1 0 1 0 1
s3s3s4s4s5s5
s0s1s1s5s4s3
101000
![Page 22: Logic Synthesis For Low Power CMOS Digital Design](https://reader035.vdocument.in/reader035/viewer/2022062517/56813844550346895d9fee08/html5/thumbnails/22.jpg)
Question 3
How does an active submachine relinquish control to allow another submachine to become active? The above state assignment will allow
control to be transferred from one machine to another with no additional circuitry
![Page 23: Logic Synthesis For Low Power CMOS Digital Design](https://reader035.vdocument.in/reader035/viewer/2022062517/56813844550346895d9fee08/html5/thumbnails/23.jpg)
Question 4
How we actually turn on and off a piece of combinational logic?
mux_12 1mux
mux_22 1mux
mux_32 1mux
mux_42 1mux
mux_52 1mux
O1 O2
Com_1(M 1) Com_2(M 2)
1 2decoder
e1
e2
A B C D E F G H
X1 X1
control_1
FF1 FF2 FF3
![Page 24: Logic Synthesis For Low Power CMOS Digital Design](https://reader035.vdocument.in/reader035/viewer/2022062517/56813844550346895d9fee08/html5/thumbnails/24.jpg)
Two Subproblems to Solve
1. Partitioning a Finite State Machine into submachines
2. State assignment for submachines
![Page 25: Logic Synthesis For Low Power CMOS Digital Design](https://reader035.vdocument.in/reader035/viewer/2022062517/56813844550346895d9fee08/html5/thumbnails/25.jpg)
Leakage Power Optimization
– Gate threshold voltage assignment
• high threshold voltage:
– leakage power↓
– delay↑
• low threshold voltage:
– leakage power ↑
– delay↓
![Page 26: Logic Synthesis For Low Power CMOS Digital Design](https://reader035.vdocument.in/reader035/viewer/2022062517/56813844550346895d9fee08/html5/thumbnails/26.jpg)
How to Reduce Leakage Power Without Performance Loss
1. use low threshold voltage gates for timing optimization
2. compute the slack time of each node
3. find all non-critical nodes and compute cost for each non-critical node
4 find candidate nodes for replacement
5 replace candidate nodes by high threshold voltage gates to save leakage power
6 re-compute the slack time of each node
7 if timing requirement is not violated, go to step 3.
![Page 27: Logic Synthesis For Low Power CMOS Digital Design](https://reader035.vdocument.in/reader035/viewer/2022062517/56813844550346895d9fee08/html5/thumbnails/27.jpg)
An Example to Reduce Leakage Power Without Performance Loss
• Initial solution are all low threshold voltage gates for timing optimization • Critical path = wuzx
(x,y, z) means (slack, timing cost, power reduction)
x
y z
u
wv
a
b c d e
f
y
(0, 0.5, 1)
(0, 0.2, 0.5)(0.5, 0.25, 0.5)
(0, 0.5, 0.25)(0.5, 0.25, 1)
(0, 0.5, 0.5)
x Low threshold voltage gate
x High threshold voltage gate
![Page 28: Logic Synthesis For Low Power CMOS Digital Design](https://reader035.vdocument.in/reader035/viewer/2022062517/56813844550346895d9fee08/html5/thumbnails/28.jpg)
An Example to Reduce Leakage Power Without Performance Loss
• High threshold gate = {v, y}• Low threshold gate = {w, u, z, x}• Power reduction = 1.5• No performance degradation
x
y z
u
wv
a
b c d e
f
y
(0, 0.5, 1)
(0, 0.2, 0.5)(0.25, 0, 0)
(0, 0.5, 0.25)(0.25, 0, 0)
(0, 0.5, 0.5)
(x,y, z) means (slack, timing cost, power reduction)
x Low threshold voltage gate
x High threshold voltage gate