mb90330a series hardware manualchapter 5 clock. this chapter describes the overview of the clock,...

FUJITSU MICROELECTRONICSCONTROLLER MANUAL

F2MC-16LX16-bit Microcontroller

MB90330A SeriesHARDWARE MANUAL

CM44-10129-5E

FUJITSU MICROELECTRONICS LIMITED

F2MC-16LX16-bit Microcontroller

MB90330A SeriesHARDWARE MANUAL

For the information for microcontroller supports, see the following web site.This web site includes the "Customer Design Review Supplement" which provides the latest cautions on system development and the minimal requirements to be checked to prevent problems before the system development.

http://edevice.fujitsu.com/micom/en-support/

PREFACE

■ Purpose of this document and intended readerWe sincerely thank you for your continued use of Fujitsu semiconductor products.

MB90330A series is a 16-bit microcontroller designed for applications such as personal computer

peripheral device requiring USB communication. The USB function is not only function operation of 12M

bps but also simple HOST operation (Mini-HOST).

MB90330A series has functions which are suitable for controlling personal computer peripheral devices

such as display and audio and mobile devices supporting the USB communication.

This manual describes the functions and operations of the MB90330A Series for engineers who develop

products using the MB90330A Series. Please read through this manual.

For more information on various instructions, refer to "Instruction Manual".

Note: F2MC is the abbreviation of FUJITSU Flexible Microcontroller.

■ TrademarksThe company names and brand names herein are the trademarks or registered trademarks of their respective

owners.

■ Sample program

We provide sample programs free of charge to operate peripheral functions of the F2MC-16LX family. The

programs can be used to check the operational specification and usage of our microcontroller device.

MPU/MCU Support Information

http://edevice.fujitsu.com/micom/en-support/

Note: The sample programs are subject to change without notice. The software is designed to show the

standard operation and usage of the product, therefore, it must be used after full evaluation before

using it on your system. Moreover, we assume no liability for any damage resulting from or caused

by the use of the programs.

■ Organization of this documentThis manual contains the following 26 chapters and appendix.

Chapter 1 OVERVIEW

This chapter describes basics to give the understanding of the MB90330A series as a whole such as the

features, block diagrams, and overviews of the functions.

Chapter 2 CPU

This chapter describes the basic knowledge on architecture, specifications, instructions, and others to

provide better understanding of the CPU core functions of the MB90330A Series.

i

Deleted the "■ License".

Chapter 3 INTERRUPT

This chapter describes the overview of interruptions, interrupt vector and interrupt cause, register

configuration/function, and interrupt processing operations.

Chapter 4 Reset

This chapter describes the overview of reset, reset cause and oscillation stabilization wait time, and

reset operation.

Chapter 5 Clock

This chapter describes the overview of the clock, register configuration/function, clock mode, and

oscillation stability wait time.

Chapter 6 Low-Power Consumption Mode

This chapter describes the overview of the low-power consumption mode, register configuration/

function, and operation of the low-power consumption mode.

Chapter 7 Mode setting

This chapter describes the overview of mode settings, mode pin, mode data, and operation in each mode

of mode setting.

Chapter 8 I/O port

This chapter describes the overview of the I/O port and the register configuration/function used in the I/

O port.

Chapter 9 Time-base timer

This chapter describes the overview of the time-base time, register configuration/function, interrupt, and

operation of the time-base timer.

Chapter 10 Watchdog timer

This chapter describes the overview of the watchdog timer, register configuration/function, and

operation of the watchdog timer.

Chapter 11 Watch timer

This chapter describes a overview of the watch timer, functions and configurations of its registers, and

its operation.

Chapter 12 16-bit I/O timer

This chapter describes a overview of the 16-bit I/O timer, the functions and configurations of its

registers, and its operation.

Chapter 13 USB function

This chapter describes the overview, block diagram, register, and operation of the USB function.

Chapter 14 USB Mini-HOST

This chapter describes the features of the USB Mini-HOST, difference from the USB HOST, block

diagrams, registers and operations of USB Mini-HOST, and each token flowchart of USB Mini-HOST.

Chapter 15 PWC timer

This chapter describes an overview of PWC timer, the configuration and function of register, and the

PWC timer operation and precaution.

Chapter 16 16-bit reload timer

This chapter describes an overview of 16-bit reload timer, the configuration and functions of register

and the 16-bit reload timer operation.

ii

Chapter 17 8/16-bit PPG timer

This chapter describes an overview of 8/16-bit PPG timer, the configuration and functions of register,

and the 8/16-bit PPG timer operation.

Chapter 18 DTP/External interrupt

This chapter describes an overview of DTP/external interrupt, the configuration and functions of

register, and the DTP/external interrupt operation.

Chapter 19 8/10-bit A/D converter

This chapter describes the overview of the 8/10-bit A/D converter, the configuration/functions of the

register, and the operation of the 8/10-bit A/D converter.

Chapter 20 Extended I/O serial interface

This chapter describes an overview of the extended I/O serial interface, the configuration and function

of registers, and operations of extended I/O serial interface.

Chapter 21 UART

This chapter describes the overview of the UART, the configuration/functions of the register, the

operation of the UART, the usage note of the UART, and the example of UART program.

Chapter 22 I2C interface

This chapter gives an overview of I2C interface, the configuration and functions of registers, and

operations of I2C interface.

Chapter 23 ROM mirror function selection module

This chapter describes the functions of the ROM mirror function selection module and the

configuration/function of the register.

Chapter 24 Address match detection function

This chapter explains the address match detection function and its operation.

Chapter 25 3M/4M-bit FLASH MEMORY

This chapter describes the functions and operation of 3M/4M-bit flash memory, and the method for

writing/deleting data to the flash memory.

Chapter 26 Example of connecting serial writing

This chapter describes the serial on-board writing of the flash ROM (Fujitsu standard).

APPENDIX

Appendix includes detailed information on I/O map, interrupt vector, and instruction list, which are not

mentioned in this manual and information that is needed for programming.

iii

Copyright ©2007-2008 FUJITSU MICROELECTRONICS LIMITED All rights reserved.

• The contents of this document are subject to change without notice. Customers are advised to consult with sales representatives before ordering.

• The information, such as descriptions of function and application circuit examples, in this document are presented solely for thepurpose of reference to show examples of operations and uses of FUJITSU MICROELECTRONICS device; FUJITSUMICROELECTRONICS does not warrant proper operation of the device with respect to use based on such information. Whenyou develop equipment incorporating the device based on such information, you must assume any responsibility arising out ofsuch use of the information. FUJITSU MICROELECTRONICS assumes no liability for any damages whatsoever arising out ofthe use of the information.

• Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as licenseof the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSUMICROELECTRONICS or any third party or does FUJITSU MICROELECTRONICS warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU MICROELECTRONICS assumes noliability for any infringement of the intellectual property rights or other rights of third parties which would result from the use ofinformation contained herein.

• The products described in this document are designed, developed and manufactured as contemplated for general use, includingwithout limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developedand manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured,could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss(i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical lifesupport system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersiblerepeater and artificial satellite).Please note that FUJITSU MICROELECTRONICS will not be liable against you and/or any third party for any claims ordamages arising in connection with above-mentioned uses of the products.

• Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from suchfailures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, andprevention of over-current levels and other abnormal operating conditions.

• Exportation/release of any products described in this document may require necessary procedures in accordance with theregulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

• The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

iv

CONTENTS

CHAPTER 1 OVERVIEW ................................................................................................... 11.1 Feature of MB90330A Series ............................................................................................................. 21.2 Block Diagram .................................................................................................................................... 71.3 Package Dimension ............................................................................................................................ 81.4 Pin Assignment ................................................................................................................................. 101.5 Pin Function ...................................................................................................................................... 111.6 I/O Circuit Types ............................................................................................................................... 171.7 Precautions when Using Devices ..................................................................................................... 20

CHAPTER 2 CPU ............................................................................................................ 232.1 Outline Specification of CPU ............................................................................................................ 242.2 Memory Space .................................................................................................................................. 252.3 Register of CPU ................................................................................................................................ 30

2.3.1 Accumulator (A) ........................................................................................................................... 322.3.2 User Stack Pointer (USP) and System Stack Pointer (SSP) ....................................................... 332.3.3 Processor Status (PS) ................................................................................................................. 342.3.4 Program Counter (PC) ................................................................................................................. 372.3.5 Program Counter Bank Register (PCB) ....................................................................................... 382.3.6 Direct Page Register (DPR) ........................................................................................................ 392.3.7 General-purpose Registers (Register Bank) ............................................................................... 40

2.4 Prefix Code ....................................................................................................................................... 41

CHAPTER 3 INTERRUPT ............................................................................................... 453.1 Outline of Interrupt ............................................................................................................................ 463.2 Interrupt Cause and Interrupt Vector ................................................................................................ 493.3 Interrupt Control Register and Peripheral Function .......................................................................... 52

3.3.1 Interrupt Control Registers (ICR00 to ICR15) .............................................................................. 543.3.2 Interrupt Control Register Functions ............................................................................................ 56

3.4 Hardware Interrupt ............................................................................................................................ 593.4.1 Operation of Hardware Interrupt .................................................................................................. 623.4.2 Operation Flow of Hardware Interrupt ......................................................................................... 643.4.3 Procedure for Using a Hardware Interrupt ................................................................................... 653.4.4 Multiple Interrupts ........................................................................................................................ 663.4.5 Hardware Interrupt Processing Time ........................................................................................... 68

3.5 Software Interrupt ............................................................................................................................. 703.6 Interrupts by Extended Intelligent I/O Service (EI2OS) ..................................................................... 72

3.6.1 Extended Intelligent I/O Service (EI2OS) Descriptor (ISD) .......................................................... 743.6.2 Each Register of Extended Intelligent I/O Service (EI2OS) Descriptor (ISD) .............................. 763.6.3 Operation of Extended Intelligent I/O Service (EI2OS) ................................................................ 793.6.4 Procedure for use of Extended Intelligent I/O Service (EI2OS) ................................................... 803.6.5 Extended Intelligent I/O Service (EI2OS) Processing Time ......................................................... 81

3.7 Exception Processing Interrupt ......................................................................................................... 843.8 Interruption by µDMAC ..................................................................................................................... 85

v

3.8.1 µDMAC Function ......................................................................................................................... 863.8.2 Register of µDMAC ...................................................................................................................... 87

3.8.2.1 DMA Descriptor Channel Specification Register (DCSR) ........................................................ 883.8.2.2 DMA Status Register (DSRH/DSRL) ........................................................................................ 903.8.2.3 DMA Stop Status Register (DSSR) .......................................................................................... 913.8.2.4 DMA Permission Register (DERH/DERL) ................................................................................ 92

3.8.3 DMA Descriptor Window Register (DDWR) ................................................................................. 933.8.3.1 DMA Data Counter (DDCTH/DDCTL) ...................................................................................... 943.8.3.2 DMA I/O Register Address Pointer (DIOAH/DIOAL) ................................................................ 953.8.3.3 DMA Control Register (DMACS) .............................................................................................. 963.8.3.4 DMA Buffer Address Pointer (DBAPH/DBAPM/DBAPL) .......................................................... 98

3.8.4 Explanation of Operation of µDMAC ........................................................................................... 993.9 Exceptions ...................................................................................................................................... 1013.10 Stack Operation of Interrupt Processing ......................................................................................... 1023.11 Program Example of Interrupt Processing ...................................................................................... 1043.12 Delayed Interrupt Generation Module ............................................................................................. 108

3.12.1 Operation of Delayed Interrupt Generation Module ................................................................... 109

CHAPTER 4 RESET ...................................................................................................... 1114.1 Outline of Reset .............................................................................................................................. 1124.2 Reset Factors and Oscillation Stabilization Wait Times ................................................................. 1144.3 External Reset Pin .......................................................................................................................... 1164.4 Reset Operation .............................................................................................................................. 1174.5 Reset Factor Bit .............................................................................................................................. 1194.6 State of Each Pin at Reset .............................................................................................................. 121

CHAPTER 5 CLOCK ..................................................................................................... 1235.1 Outline of Clock .............................................................................................................................. 1245.2 Block Diagram of Clock Generation Section ................................................................................... 1275.3 Clock Select Register (CKSCR) ..................................................................................................... 1305.4 Clock Mode ..................................................................................................................................... 1335.5 Oscillation Stabilization Wait Time .................................................................................................. 1365.6 Connection of Oscillator and External Clock .................................................................................. 137

CHAPTER 6 LOW-POWER CONSUMPTION MODE ................................................... 1396.1 Outline of Low-Power Consumption Mode ..................................................................................... 1406.2 Block Diagram of Low-power Consumption Control Circuit ............................................................ 1436.3 Low-power Consumption Mode Control Register (LPMCR) ........................................................... 1456.4 CPU Intermittent Operation Mode .................................................................................................. 1486.5 Standby Mode ................................................................................................................................. 149

6.5.1 Sleep Mode ............................................................................................................................... 1506.5.2 Time-base Timer Mode ............................................................................................................. 1526.5.3 Watch Mode .............................................................................................................................. 1546.5.4 Stop Mode ................................................................................................................................. 156

6.6 State Transition Diagram ................................................................................................................ 1586.7 State of the Pin during Standby Mode, Hold, and Reset ................................................................ 1606.8 Precautions when Using Low-power Consumption Mode .............................................................. 170

vi

CHAPTER 7 MODE SETTING ....................................................................................... 1737.1 Mode Setting ................................................................................................................................... 1747.2 Mode Pins (MD2 to MD0) ............................................................................................................... 1757.3 Mode Data ...................................................................................................................................... 1767.4 External Memory Access ................................................................................................................ 180

7.4.1 Automatic Ready Function Selection Register (ARSR) ............................................................. 1827.4.2 External Address Output Control Register (HACR) ................................................................... 1837.4.3 Bus Control Signal Selection Register (EPCR) ......................................................................... 184

7.5 Operation in Each Mode of Mode Setting ....................................................................................... 1867.5.1 External Memory Access Control Signal ................................................................................... 1877.5.2 Ready Function ......................................................................................................................... 1907.5.3 Holding Function ........................................................................................................................ 193

CHAPTER 8 I/O PORT .................................................................................................. 1958.1 Functions of I/O Ports ..................................................................................................................... 1968.2 I/O Port Register ............................................................................................................................. 197

8.2.1 Port Data Register (PDR0 to PDRB) ......................................................................................... 1988.2.2 Port Direction Register (DDR0 to DDRB) .................................................................................. 1998.2.3 Other Registers ......................................................................................................................... 200

CHAPTER 9 TIME-BASE TIMER .................................................................................. 2039.1 Overview of Time-base Timer ......................................................................................................... 2049.2 Configuration of Time-base Timer .................................................................................................. 2069.3 Time-base Timer Control Register (TBTC) ..................................................................................... 2089.4 Interrupt of Time-base Timer .......................................................................................................... 2109.5 Operations of Time-base Timer ...................................................................................................... 2119.6 Precautions when Using Time-base Timer ..................................................................................... 2139.7 Program Example of Time-base Timer ........................................................................................... 215

CHAPTER 10 WATCHDOG TIMER ................................................................................ 21710.1 Overview of Watchdog Timer ......................................................................................................... 21810.2 Watchdog Timer Control Register (WDTC) .................................................................................... 22010.3 Configuration of Watchdog Timer ................................................................................................... 22210.4 Operations of Watchdog Timer ....................................................................................................... 22410.5 Precautions when Using Watchdog Timer ...................................................................................... 22610.6 Program Examples of Watchdog Timer .......................................................................................... 227

CHAPTER 11 WATCH TIMER ........................................................................................ 22911.1 Overview of Watch Timer ............................................................................................................... 23011.2 Configuration of Watch Timer ......................................................................................................... 23111.3 Watch Timer Control Register (WTC) ............................................................................................. 23211.4 Operation of Watch Timer ............................................................................................................... 234

CHAPTER 12 16-BIT I/O TIMER ..................................................................................... 23512.1 Overview of 16-bit I/O Timer ........................................................................................................... 23612.2 Register of 16-bit I/O Timer ............................................................................................................ 238

12.2.1 16-bit Free-run Timer ................................................................................................................. 239

vii

12.2.2 Output Compare ........................................................................................................................ 24512.2.3 Input Capture ............................................................................................................................. 250

12.3 Operation of 16-bit I/O Timer .......................................................................................................... 25312.3.1 Operation of 16-bit Free-run Timer ............................................................................................ 25412.3.2 Operation of 16-bit Output Compare ......................................................................................... 25612.3.3 Operation of 16-bit Input Capture .............................................................................................. 25812.3.4 Timing of 16-bit Free-run Timer ................................................................................................. 25912.3.5 Output Compare Timing ............................................................................................................ 26012.3.6 Input Timing of Input Capture .................................................................................................... 261

CHAPTER 13 USB FUNCTION ....................................................................................... 26313.1 Overview of USB Function .............................................................................................................. 26413.2 Block Diagram of USB Function ..................................................................................................... 26513.3 Register of USB Function ............................................................................................................... 266

13.3.1 UDC Control Register (UDCC) .................................................................................................. 26913.3.2 EP0 Control Register (EP0C) .................................................................................................... 27213.3.3 EP1 to EP5 Control Register (EP1C to EP5C) .......................................................................... 27413.3.4 Time Stamp Register (TMSP) ................................................................................................... 27713.3.5 UDC Status Register (UDCS) .................................................................................................... 27813.3.6 UDC Interruption Enable Register (UDCIE) .............................................................................. 28113.3.7 EP0I Status Register (EP0IS) .................................................................................................... 28313.3.8 EP0O Status Register (EP0OS) ................................................................................................ 28513.3.9 EP1 to EP5 Status Register (EP1S to EP5S) ............................................................................ 28813.3.10 EP0 to EP5 Data Register (EP0DT to EP5DT) ......................................................................... 292

13.4 Operation Explanation of USB Function ......................................................................................... 29313.4.1 Detecting Connection and Disconnection .................................................................................. 29613.4.2 Each Register Operation when Command Responds ............................................................... 29813.4.3 STALL Response and Release ................................................................................................. 30013.4.4 Suspend Function ...................................................................................................................... 30413.4.5 Wake-up Function ..................................................................................................................... 30513.4.6 DMA Transfer Function ............................................................................................................. 30613.4.7 NULL Transfer Function ............................................................................................................ 310

CHAPTER 14 USB Mini-HOST ....................................................................................... 31114.1 Feature of USB Mini-HOST ............................................................................................................ 31214.2 Diversity with USB HOST ............................................................................................................... 31314.3 Block Diagram of USB Mini-HOST ................................................................................................. 31414.4 Register of USB Mini-HOST ........................................................................................................... 315

14.4.1 Host Control Register 0,1(HCNT0/HCNT1) ............................................................................... 31814.4.2 Host Interruption Register (HIRQ) ............................................................................................. 32214.4.3 Host Error Status Register (HERR) ........................................................................................... 32514.4.4 Host State Status Register (HSTATE) ....................................................................................... 32814.4.5 SOF Interruption FRAME Comparison Register (HFCOMP) ..................................................... 33114.4.6 Retry Timer Setting Register (HRTIMER) ................................................................................. 33214.4.7 Host Address Register (HADR) ................................................................................................. 33314.4.8 EOF Setting Register (HEOF) ................................................................................................... 33414.4.9 FRAME Setting Register (HFRAME) ......................................................................................... 335

viii

14.4.10 Host Token Endpoint Register (HTOKEN) ................................................................................ 33614.5 Operation of USB Mini-HOST ......................................................................................................... 338

14.5.1 Connection of Device ................................................................................................................ 33914.5.2 Reset of USB Bus ...................................................................................................................... 34114.5.3 Token Packet ............................................................................................................................. 34214.5.4 Data Packet ............................................................................................................................... 34414.5.5 Handshake Packet .................................................................................................................... 34514.5.6 Retry Function ........................................................................................................................... 34614.5.7 SOF Interrupt ............................................................................................................................. 34714.5.8 Error Status ............................................................................................................................... 34914.5.9 Packet End ................................................................................................................................ 35014.5.10 Suspend Resume ...................................................................................................................... 35114.5.11 Cutting of Device ....................................................................................................................... 354

14.6 Each Token Flow Chart of USB Mini-HOST ................................................................................... 355

CHAPTER 15 PWC TIMER ............................................................................................. 35715.1 Overview of PWC Timer ................................................................................................................. 35815.2 Register of PWC Timer ................................................................................................................... 360

15.2.1 PWC Control Status Register (PWCSR) ................................................................................... 36115.2.2 PWC Data Buffer Register (PWCR) .......................................................................................... 36615.2.3 PWC Ratio of Dividing Frequency Control Register (DIVR) ...................................................... 367

15.3 Movement of PWC Timer ............................................................................................................... 36815.3.1 Operation of PWM Timer Functions .......................................................................................... 36915.3.2 Operation of Pulse Width Measurement Function ..................................................................... 37015.3.3 Count Clock Selection and Operation Mode selection .............................................................. 37115.3.4 Startup and Stop of Timer/Pulse Width Measurement .............................................................. 37315.3.5 Operation of Timer Mode ........................................................................................................... 37515.3.6 Operation of Pulse Width Measurement Mode .......................................................................... 378

15.4 Precautions when Using PWC Timer ............................................................................................. 383

CHAPTER 16 16-BIT RELOAD TIMER ........................................................................... 38516.1 Overview of 16-bit Reload Timer .................................................................................................... 386

16.1.1 Function of 16-bit Reload Timer ................................................................................................ 38716.1.2 Block Diagram of 16-bit Reload Timer ....................................................................................... 389

16.2 Registers of 16-bit Reload Timer .................................................................................................... 39016.2.1 Timer Control Status Register 0 to 2 (TMCSR0 to TMCSR2) ................................................... 39116.2.2 16-bit Timer Register 0 to 2 (TMR0 to TMR2)/16-bit Reload Register 0 to 2

(TMRLR0 to TMRLR2) .............................................................................................................. 39516.3 Movement of 16-bit Reload Timer .................................................................................................. 397

16.3.1 State Transition of Counter Operation ....................................................................................... 39816.3.2 Operation of Internal Clock Mode (Reload Mode) ..................................................................... 39916.3.3 Operation of Internal Clock Mode (Single Shot Mode) .............................................................. 40116.3.4 Event Count Mode ..................................................................................................................... 403

CHAPTER 17 8/16-BIT PPG TIMER ............................................................................... 40517.1 Overview of 8/16-bit PPG Timer ..................................................................................................... 406

17.1.1 Block Diagram of 8/16-bit PPG Timer ....................................................................................... 407

ix

17.2 Registers of 8/16-bit PPG Timer ..................................................................................................... 40917.2.1 PPG0/PPG2/PPG4 Operation Mode Control Register (PPGC0/PPGC2/PPGC4) .................... 41017.2.2 PPG1/PPG3/PPG5 Operation Mode Control Register (PPGC1/PPGC3/PPGC5) .................... 41217.2.3 PPG0 to PPG5 Output Control Register (PPG01/PPG23/PPG45) ........................................... 41517.2.4 PPG Reload Registers (PRLL0 to PRLL5, PRLH0 to PRLH5) .................................................. 417

17.3 Operation of 8/16-bit PPG Timer .................................................................................................... 418

CHAPTER 18 DTP/EXTERNAL INTERRUPT ................................................................. 42318.1 Overview of DTP/External Interrupt ................................................................................................ 42418.2 Register of DTP/External Interrupt .................................................................................................. 42518.3 Operation of DTP/External Interrupt ............................................................................................... 42818.4 Precaution of Using DTP/External Interrupt .................................................................................... 430

CHAPTER 19 8/10-BIT A/D CONVERTER ..................................................................... 43319.1 Overview of 8/10-bit A/D Converter ................................................................................................ 43419.2 Configuration of 8/10-bit A/D Converter .......................................................................................... 43519.3 Register of 8/10-bit A/D Converter .................................................................................................. 437

19.3.1 A/D Control Status Register (High) (ADCS1) ............................................................................ 43819.3.2 A/D Control Status Register (Low) (ADCS0) ............................................................................. 44019.3.3 A/D Conversion Channel Set Register (ADMR) ........................................................................ 44219.3.4 A/D Data Register (ADCR1/ADCR0) ......................................................................................... 444

19.4 Explanation of Operation of 8/10-bit A/D Converter ....................................................................... 44619.4.1 Conversion Operation Using µDMAC or EI2OS ........................................................................ 44919.4.2 A/D-converted Data Protection Function ................................................................................... 450

19.5 Precautions when Using 8/10-bit A/D Converter ............................................................................ 45219.6 Example of program-1 of 8/10-bit A/D Converter (Example of Starting the EI2OS in the Single Mode)

...................................................................................................................................................... 45319.7 Example of Program-2 of 8/10-bit A/D Converter (Example of Starting the EI2OS in the Continuous

Mode).............................................................................................................................................. 45619.8 Example of Program-3 of 8/10-bit A/D Converter (Example of Starting the EI2OS in the Stop Mode)

...................................................................................................................................................... 459

CHAPTER 20 EXTENDED I/O SERIAL INTERFACE ..................................................... 46320.1 Outline of Extended I/O Serial Interface ......................................................................................... 46420.2 Register in Extended I/O Serial Interface ....................................................................................... 465

20.2.1 Serial Mode Control Status Register (SMCS) ........................................................................... 46620.2.2 Serial Data Register (SDR) ....................................................................................................... 47020.2.3 Communication Prescaler Control Register (SDCR) ................................................................. 471

20.3 Operation of Extended I/O Serial Interface ..................................................................................... 47220.3.1 Shift Clock Mode ....................................................................................................................... 47320.3.2 Operation State of Serial I/O ..................................................................................................... 47420.3.3 Start/stop Timing of Shift Operation and Timing of I/O .............................................................. 47620.3.4 Interrupt Function ...................................................................................................................... 478

CHAPTER 21 UART ........................................................................................................ 47921.1 Overview of UART .......................................................................................................................... 48021.2 UART Block Diagram ...................................................................................................................... 482

x

21.3 UART Pins ...................................................................................................................................... 48521.4 Register of UART ............................................................................................................................ 486

21.4.1 Serial Control Register 0 to 3 (SCR0 to SCR3) ......................................................................... 48721.4.2 Serial Mode Register 0 to 3 (SMR0 to SMR3) ........................................................................... 48921.4.3 Serial Status Register 0 to 3 (SSR0 to SSR3) ........................................................................... 49121.4.4 Serial Input Data Register 0 to 3 (SIDR0 to SIDR3) and Serial Output Data Register 0 to 3

(SODR0 to SODR3) .................................................................................................................. 49421.4.5 UART Prescaler Control Register 0 to 3 (UTCR0 to UTCR3) and UART Prescaler Reload

Register 0 to 3 (UTRLR0 to UTRLR3) ....................................................................................... 49621.5 UART Interrupt ................................................................................................................................ 498

21.5.1 Receive Interrupt Generation and Flag Set Timing ................................................................... 50021.5.2 Transmit Interrupt Generation and Flag Set Timing .................................................................. 502

21.6 UART Baud Rate ............................................................................................................................ 50421.6.1 Baud Rate of the UART Internal Clock Using the Dedicated Baud Rate Generator ................. 50521.6.2 Baud Rate of the External Clock Using the Dedicated Baud Rate Generator ........................... 50621.6.3 Baud Rate of the External Clock (One-to-one Mode) ................................................................ 507

21.7 Explanation of Operation of UART ................................................................................................. 50821.7.1 Operation in Asynchronous Mode (Operation Mode 0 or Operation Mode 1) ........................... 51021.7.2 Operation in Synchronous Mode (Operation Mode 2) ............................................................... 51321.7.3 Bi-directional Communication Function (Normal Mode) ............................................................ 51621.7.4 Master/Slave Mode Communication Function (Multi-processor Mode) ..................................... 518

21.8 Notes on Using UART .................................................................................................................... 52121.9 Example of UART Programming .................................................................................................... 522

CHAPTER 22 I2C INTERFACE ....................................................................................... 52522.1 I2C Interface Outline ....................................................................................................................... 52622.2 I2C Interface Register ..................................................................................................................... 528

22.2.1 I2C Bus Status Register 0 to 2 (IBSR0 to IBSR2) ..................................................................... 52922.2.2 I2C Bus Control Register 0 to 2 (IBCR0 to IBCR2) .................................................................... 53122.2.3 I2C Bus Clock Control Register 0 to 2 (ICCR0 to ICCR2) ......................................................... 53622.2.4 I2C Bus Address Register 0 to 2 (IADR0 to IADR2) .................................................................. 53822.2.5 I2C Bus Data Register 0 to 2 (IDAR0 to IDAR2) ........................................................................ 539

22.3 I2C Interface Operation ................................................................................................................... 54022.3.1 Transfer Flow of I2C Interface ................................................................................................... 54222.3.2 Mode Flow of I2C Interface ........................................................................................................ 54422.3.3 Operation Flow of I2C Interface ................................................................................................. 545

CHAPTER 23 ROM MIRROR FUNCTION SELECTION MODULE ................................ 54723.1 Overview of ROM Mirror Function Select Module .......................................................................... 54823.2 ROM Mirror Function Select Register (ROMM) .............................................................................. 549

CHAPTER 24 ADDRESS MATCH DETECTION FUNCTION ......................................... 55124.1 Overview of Address Match Detection Function ............................................................................. 55224.2 Block Diagram of Address Match Detection Function .................................................................... 55324.3 Configuration of Address Match Detection Function ...................................................................... 554

24.3.1 Address Detection Control Register (PACSR) .......................................................................... 55524.3.2 Detect Address Setting Registers (PADR0, PADR1) ................................................................ 557

xi

24.4 Explanation of Operation of Address Match Detection Function .................................................... 55924.4.1 Example of Using Address Match Detection Function .............................................................. 560

24.5 Program Example of Address Match Detection Function ............................................................... 565

CHAPTER 25 3M/4M-BIT FLASH MEMORY .................................................................. 56725.1 Overview of 3M/4M-bit Flash Memory ............................................................................................ 56825.2 Sector Configuration of 3M/4M-bit Flash Memory .......................................................................... 56925.3 Flash Memory Control Status Register (FMCS) ............................................................................. 57125.4 Automatic Algorithm Initiation Method of Flash Memory ................................................................ 57325.5 Check the Execution State of Automatic Algorithm ........................................................................ 574

25.5.1 Data Polling Flag (DQ7) ............................................................................................................ 57625.5.2 Toggle Bit Flag (DQ6) ................................................................................................................ 57725.5.3 Timing Limit Over Flag (DQ5) .................................................................................................... 57825.5.4 Sector Erasing Timer Flag (DQ3) .............................................................................................. 57925.5.5 Toggle Bit 2 Flag (DQ2) ............................................................................................................. 580

25.6 Write/Erase of Flash memory ......................................................................................................... 58125.6.1 Read/Reset State in Flash Memory ........................................................................................... 58225.6.2 Writing Data to Flash Memory ................................................................................................... 58325.6.3 Erasing All Data from Flash Memory (Chip Erase) .................................................................... 58525.6.4 Erasing Any Data in Flash Memory (Sector Erasing) ................................................................ 58625.6.5 Flash Memory Sector Erase Suspension .................................................................................. 58825.6.6 Flash Memory Sector Erase Resumption .................................................................................. 589

CHAPTER 26 EXAMPLE of CONNECTING SERIAL WRITING(FLASH MICROCONTROLLER PROGRAMMER MODE by YOKOGAWA DIGITAL COMPUTER CORPORATION)................................................ 591

26.1 Basic Configuration ......................................................................................................................... 59226.2 Oscillation Clock Frequency and Serial Clock Input Frequency ..................................................... 59426.3 Flash Microcontroller Programmer System Configuration .............................................................. 59526.4 Example of Connecting Serial Writing ............................................................................................ 596

26.4.1 Example Connection in Single-chip Mode (when Using User Power) ....................................... 59726.4.2 Example of Minimum Connection to Flash Microcontroller Programmer (when Using User Power)

................................................................................................................................................. 599

CHAPTER 27 SERIAL PROGRAMMING CONNECTION(FUJITSU MICROELECTRONICS SERIAL PROGRAMMER)................ 601

27.1 Fujitsu Microelectronics Serial Programmer ................................................................................... 60227.1.1 Pins Used .................................................................................................................................. 606

APPENDIX ......................................................................................................................... 607APPENDIX A Memory Map ........................................................................................................................ 608APPENDIX B Instructions ........................................................................................................................... 624

B.1 Instruction Types ............................................................................................................................ 625B.2 Addressing ..................................................................................................................................... 626B.3 Direct Addressing ........................................................................................................................... 628B.4 Indirect Addressing ........................................................................................................................ 634B.5 Execution Cycle Count ................................................................................................................... 642

xii

B.6 Effective address field .................................................................................................................... 645B.7 How to Read the Instruction List .................................................................................................... 646B.8 F2MC-16LX Instruction List ............................................................................................................ 649B.9 Instruction Map ............................................................................................................................... 663

INDEX................................................................................................................................... 685

xiii

Main changes in this edition

Page Changes (For details, refer to main body.)

- - "Series name" is changed. (MB90330 → MB90330A)

- - Product name is changed. (MB90F335A is added.)

i PREFACE Deleted the "■ License".

3 CHAPTER 1 OVERVIEW■ Feature of MB90330A Series

"● Built-in RAM" is changed. 30Kbytes in Flash products is added.

"● Package" is changed.(FPT-120P-M05 → FPT-120P-M24)

8 CHAPTER 1 OVERVIEW■ Package Dimen-sion (LQFP-120)

"Figure 1.3-1 Package Dimension of LQFP-120 Type" is changed.(FPT-120P-M05 → FPT-120P-M24)

17 CHAPTER 1 OVERVIEW■ I/O Circuit Types

The position of Pch and Nch of classification A is changed.

124 CHAPTER 5 CLOCK5.1 Outline of Clock

The summary sentence is changed.

223 CHAPTER 10 WATCHDOG TIMER■ Block Diagram of Watchdog Timer

"Table 10.3-1 Watchdog Timer Clearing Conditions" is changed.The description concerning Hold and µDMAC is changed.

275 CHAPTER 13 USB FUNCTION■ EP1 to EP5 Con-trol Register (EP1C to EP5C)

"Note" is changed.

300 to

303

13.4.3 STALL Response and Release

"13.4.3 STALL Response and Release" is added.

342 CHAPTER 14 USB Mini-HOST■ Setting of Token Packet

"■ Setting of Token Packet!" is changed.(If you want to use the buffer for endpoint 1, you must ensure that the DRQ bit of EP1 status register (EP1S) is set to "1" → If you want to use the buffer for endpoint 1, you must ensure that the DRQ bit of EP1 status register (EP1S) is set to "0")

407 CHAPTER 17 8/16-BIT PPG TIMER■ Block Diagram of 8/16-bit PPG Timer

"Figure 17.1-1 Block Diagram of 8/16-bit PPG Timer (ch.0/ch.2/ch.4)" is changed.(PRLL → PRLH)

408 "Figure 17.1-2 Block Diagram of 8/16-bit PPG Timer (ch.1/ch.3/ch.5)" is changed.(PRLL → PRLH)

xv


475 CHAPTER 20 EXTENDED I/O SERIAL INTER-FACE■ Operation State of Serial I/O

"Figure 20.3-1 Transition Diagram of Operation in Extended I/O Serial Interface" is changed. The direction of the arrow is changed.

487 CHAPTER 21 UART■ Serial Control Register 0 to 3 (SCR0 to SCR3)

"Figure 21.4-2 Serial Control Register 0 to 3 (SCR0 to SCR3)" is changed.(ADR → A/D)

488 "Table 21.4-1 Functional Description of Each Bit in Serial Control Register 0 to 3(SCR0 to SCR3)" is changed.(AD → A/D)

516 CHAPTER 21 UART■ Bi-directional Communication Function

"Figure 21.7-5 Setting of Operation Mode 0 in UART" is changed.(AD → A/D)

518 CHAPTER 21 UART■ Master/Slave Mode Communica-tion Function

"Figure 21.7-8 UART Operation Mode 1 Setting" is changed.(AD → A/D)

567 to 589

CHAPTER 25 3M/4M-BIT FLASH MEMORY

(3M-bit flash memory → 3M/4M-bit flash memory) are changed.

568 CHAPTER 25 3M/4M-BIT FLASH MEMORY25.1 Overview of 3M/4M-bit Flash Memory

"■ Features of 4M-bit Flash Memory" is added.

569 CHAPTER 25 3M/4M-BIT FLASH MEMORY■ Sector Configura-tion

"■ Sector Configuration" is changed.

570 CHAPTER 25 3M/4M-BIT FLASH MEMORY25.2 Sector Configu-ration of 3M/4M-bit Flash Memory

"Figure 25.2-2 Sector Configuration of 4M-bit Flash Memory" is added.

xvi


571 CHAPTER 25 3M/4M-BIT FLASH MEMORY■ Flash Memory Control Status Register (FMCS)

"Figure 25.3-1 Bit Configuration of Flash Memory Control Status Register (FMCS)" is changed. bit0 and bit2 are changed to the Reserved bit.

572 The explanation of bit3 to bit0 are changed.

"Notes" is changed.

595 CHAPTER 26 EXAMPLE of CON-NECTING SERIAL WRITING (FLASH MICROCONTROL-LER PROGRAM-MER MODE by YOKOGAWA DIGI-TAL COMPUTER CORPORATION)■ Flash Microcon-troller Programmer System

"Note" is changed.

597 26.4.1 Example Con-nection in Single-chip Mode(when Using User Power)

The summary sentence is changed.

598 26.4.1 Example Con-nection in Single-chip Mode(when Using User Power)■ Connection Exam-ple in Single-chip Mode (when Using User Power)

"Notes" is changed.

600 ■ Example of Mini-mum Connection to Flash Microcontroller Programmer (when Using User Power)

"Notes" is changed.

601 to

606

CHAPTER 27 SERIAL PRO-

GRAMMING CON-NECTION

(FUJITSU MICRO-ELECTRONICS SERIAL PRO-GRAMMER)

"CHAPTER 27 SERIAL PROGRAMMING CONNECTION (FUJITSU MICROELECTRONICS SERIAL PROGRAMMER)" is added.

xvii

The vertical lines marked in the left side of the page show the changes.


609 APPENDIX A Memory Map■ Memory Map

"Notes" is changed.

610 "Notes" is changed.

611 "Notes" is changed.

xviii

CHAPTER 1OVERVIEW

This chapter describes basics to give the understanding of the MB90330A series as a whole such as the features, block diagrams, and overviews of the functions.

1.1 Feature of MB90330A Series

1.2 Block Diagram

1.3 Package Dimension

1.4 Pin Assignment

1.5 Pin Function

1.6 I/O Circuit Types

1.7 Precautions when Using Devices

1

CHAPTER 1 OVERVIEW

1.1 Feature of MB90330A Series

The MB90330A series are 16-bit microcontrollers designed for applications, such as personal computer peripheral devices, that require USB communications. The USB function enables not only 12-Mbps function operations but also simplified host operations (Mini-HOST). It is equipped with functions that are suitable for personal computer peripheral devices such as displays and audio devices, and control of mobile devices that support USB communications.

■ Feature of MB90330A SeriesIn the MB90330A series, there are the following features.

● Built-in PLL clock multiplying circuit

• When the original oscillation is 6 MHz. Operating clock (PLL clock) of 3-24 MHz can be selected from:

divided-by-two of the original oscillation or 1-, 2-, or 4-times multiplication of the original oscillation.

A clock for USB is 48 MHz.

• Minimum instruction execution time of 41.6 ns (at oscillation of 6 MHz, four multiplied PLL clock,

operation at Vcc of 3.3 V)

● Maximum memory space: 16 Mbytes

● Instruction system optimized to control usage

• Data type which can be handled: bit/byte/word/long word

• Standard addressing mode: 23 types

• High-precision operation enhanced by the employed 32-bit accumulator

• Signed multiplication and division, and enhanced RETI instructions

● Instruction system that supports high-level language (C language) multitasking

• Adoption of system stack point

• Instruction set symmetry and barrel shift instructions

● For no multi-bus/multi-bus

● Higher execution speed: 4-byte queue

● Powerful interrupt function (priority is programmable and can be set to eight levels): 8 external

interrupts

● Data transfer function

• µDMAC: maximum 16 channels

• Extended intelligent I/O service function: maximum 16 channels

2

CHAPTER 1 OVERVIEW

● Capacity of built-in ROM and ROM type

• Mask ROM:256 Kbytes, 384 Kbytes

• Flash ROM:384 Kbytes

● Built-in RAM

• Mass production products:16 Kbytes, 24 Kbytes

• Flash products:24 Kbytes, 30 Kbytes

• Evaluation chip: 28 Kbytes

● Process: CMOS technology

● Low-power consumption (standby) mode

• Sleep mode (mode by which the CPU operation clock is stopped)

• Stop mode (mode by which original oscillation is stopped)

• CPU intermittent operation mode

● Package

• LQFP-120 (FPT-120P-M24:0.4 mm pin pitch)

• LQFP-120 (FPT-120P-M21:0.5 mm pin pitch)

● Operation guaranteed temperature:

- 40 °C to +85 °C (0 °C to +70 °C when USB is in use)

● General-purpose: maximum 94 ports

General-purpose I/O (CMOS):56 ports

General-purpose I/O ports (input pull-up resistor settable): 16 ports

General-purpose I/O ports (output open drain/5 V tolerant I/O ports): 22 ports

● Timer: Time-base timer/watchdog timer/clock timer: One channel

● 16-bit I/O timer

• 16-bit free-run timer: 1 channel

• Input capture (ICU): 4 channels

• Output compare (OCU): 4 channels

● 8/16-bit PPG timer: 8 bits x 16 channels or 16 bits x 3 channels

● 16-bit reload timer: 3 channels

● 16 bit PWC timer: 1channel

● UART:4 channels

3

"● Built-in RAM" is changed. 30Kbytes in Flash products is added.

"● Package" is changed.(FPT-120P-M05 → FPT-120P-M24)

CHAPTER 1 OVERVIEW

● Extended I/O serial interface: 1 channel

● I2C interface: 3 channels

● 8/10-bit A/D converter (RC sequential comparator type):16 channels

● DTP/external interrupt: 8 channels

● USB

• USB function (Correspond to USB Full Speed):1 channel

• USB Mini-HOST:1 channel

4

CHAPTER 1 OVERVIEW

■ Product Lineup

Table 1.1-1 MB90330A Series Product Lineup List (1/2)

Product name MB90V330A * MB90F334A MB90F335A MB90333A

Classification Evaluation product

Flash memory product

Flash memory product

MASK ROM products

ROM size None 384 Kbytes 512Kbytes 256 Kbytes

RAM size 28 Kbytes 24 Kbytes 30 Kbytes 16 Kbytes

Power supply for emulator Provided - - -

CPU function Number of basic instructions: 351Instruction bit length: 8 bits, 16 bitsMinimum instruction execution time: 41.6 ns/24 MHz Addressing type: 23 typesMaximum size of memory space: 16 Mbytes

Port Input/output port (CMOS) : 94

16 bitInput/OutputTimers

16-bit free-run timer Channel count: 1Overflow interrupt

OutputComparison (OCU)

Channel count: 4 Pin input factor: matching signal of the compare register

InputCapture (ICU)

Channel count: 4 Rewriting a register upon a pin input (rising edge, falling edge, or both edges)

8/16-bit PPG timer Number of channels: 8 bits x 6 channels, 16 bits x 3 channels with mode switching functionPPG operations of byte or 16 bitsPulse waveform output at arbitrary cycle and duty

16-bit reload timer Channel count: 3 16-bit reload timer operationWith Event Counter

16-bit PWC timer Channel count: 1 Timer function (selects one clock for a counter from three internal clocks)Pulse width measurement function (selects one clock for a counter from three internal clocks)

UART Channel count: 4 Clock synchronous/asynchronous selectableDedicated baud rate generator Clock synchronizer LSB and MSB can be switched.

I/O Extended serial interface Channel count: 1 Clock synchronous transfer LSB first/MSB first

I2C bus communication Channel count: 3 Serial I/O by which Inter IC BUS is supported

8/10-bit A/D converter 10-bit resolution analog input 16 channels

5

CHAPTER 1 OVERVIEW

*: It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the MB2147-01 or

MB2147-20 hardware manual (3.3 Emulator-dedicated Power Supply Switching) about details.

Note:

Writing to the Flash, be sure to perform VCC=3.13 V to 3.60 V more than.

DTP/external interrupt Input count: 8Interrupt factor: rising edge/falling edge/"L" level/"H" level selectable

USB USB Function (Corresponding to USB Full Speed)Supports Full speedEndpoint are specifiable up to six.Transfer type: Control, Interrupt, Bulk, or Isochronous transfer possibleDual port RAM (The FIFO mode is supported).USB Mini-HOST Functions

µDMAC Corresponded

External bus interface It is (multi/no multi correspondence).

The others 22 I/O pins with 5 V tolerant (including pins also used for I2C)

Package PGA299 LQFP120

Operating voltage 3.3 V ± 0.3 V

Table 1.1-1 MB90330A Series Product Lineup List (2/2)

Product name MB90V330A * MB90F334A MB90F335A MB90333A

6

CHAPTER 1 OVERVIEW

1.2 Block Diagram

Figure 1.2-1 shows the block diagram of a MB90330A series.

■ Block Diagram of the MB90330A SeriesFigure 1.2-1 Block Diagram of the MB90330A Series

Note: In Figure 1.2-1, I/O ports share pins with each of built-in functional blocks. Any port used for built-inmodule pin cannot be used as an I/O port.

CPU F2MC-16LX core

Clockcontrol circuit

RAM(28Kbyte)*

ROM(384Kbyte)*

Interrupt controller

X0,X1 X0A,X1ARST

P67/INT7/SDA0P66/INT6/SCL0P65/INT5/PWCP64/INT4/SCKP63/INT3/SOTP62/INT2/SIN

P61/INT1P60/INT0

Port 0

Port 1

Port 2

Port 3

Port 4

Port 5

Port 6

P07 to P00/AD07 to AD00/

D07 to D00

DVPDVMHVPHVM HCON UTEST

USB function

External interrupt(ch.0 to 7)

16-bit PWCtimer

16-bit reloadtimer (ch.1,2)

16-bit inputcapture

(ch.0,1,2,3)

16-bit output compare

(ch.0,1,2,3)

16-bit free-runtimer

P47/A15/SCK1P46/A14/SOT1P45/A13/SIN1

P44/A12/SCK0P43/A11/SOT0P42/A10/SIN0P41/A09/TOT0P40/A08/TIN0

P17 to P10/AD15 to AD08/

D15 to D08

P27/A23/PPG3P26/A22/PPG2P25/A21/PPG1P24/A20/PPG0

P23/A19P22/A18P21/A17P20/A16

P57/CLKP56/RDYP55/HAKP54/HRQP53/WRHP52/WRL

P51/RDP50/ALEPA7/OUT3

PA6/OUT2 PA5/OUT1 PA4/OUT0 PA3/IN3PA2/IN2 PA1/IN1 PA0/IN0

P37/A07P36/A06P35/A05P34/A04

P33/A03/TOT2P32/A02/TIN2

P31/A01/TOT1P30/A00/TIN1

UART(ch.0,1)

PB6/PPG5 PB5/PPG4 PB4PB3/SDA2 PB2/SCL2 PB1/SDA1 PB0/SCL1

P96/ADTG/FRCK P95/SCK3 P94/SOT3 P93/SIN3 P92/SCK2 P91/SOT2 P90/SIN2

UART(ch.2,3)

(ch.1,2)

Other pins

Vss Vcc MD0 MD1 MD2

P87 to P80/ AN15 to AN8

A/D converter(16ch)

P77 to P70/ AN7 to AN0

AVcc, AVss AVRH

*: Maximum value

External businterface

Port B

Port A

Port 9

Port 8

Port 7

8/16-bit PPGtimer (ch.2)

8/16-bit PPG(ch.0,1)

I2C interface

I2C interface

(ch.0)

USB Mini-HOST

F2 M

C-1

6LX

BU

S

16-bit reloadtimer (ch.0)

Extended I/O serialinterface

7

CHAPTER 1 OVERVIEW

1.3 Package Dimension

MB90330A series is available in two types of package.

■ Package Dimension (LQFP-120)

Figure 1.3-1 Package Dimension of LQFP-120 Type

Please confirm the latest Package dimension by following URL.

http://edevice.fujitsu.com/package/en-search/

120-pin plastic LQFP Lead pitch 0.40 mm

Package width ×package length

14.0 mm × 14.0 mm

Lead shape Gullwing

Sealing method Plastic mold

Mounting height 1.70 mm MAX

Code(Reference)

P-LFQFP120-14×14-0.40

120-pin plastic LQFP(FPT-120P-M24)

(FPT-120P-M24)

C 2006 FUJITSU LIMITED F120036S-c-1-1

0.07(.003) M

INDEX

16.00±0.20(.630±.008)SQ

14.00±0.10(.551±.004)SQ

1 30

31

6091

120

6190

LEAD No.

(Stand off)

0.10±0.10(.004±.004)

0.25(.010)(.024±.006)0.60±0.15

(.020±.008)0.50±0.20

(Mounting height)

0~8˚

Details of "A" part

1.50+0.20–0.10

+.008–.004.059

"A"

0.40(.016)0.16±0.05

(.006±.002)0.145±0.055(.006±.002)

0.08(.003)

*

Dimensions in mm (inches).Note: The values in parentheses are reference values.©2006-2008 FUJITSU MICROELECTRONICS LIMITED F120036S-c-1-2

Note 1) * : These dimensions do not include resin protrusion.Note 2) Pins width and pins thickness include plating thickness.Note 3) Pins width do not include tie bar cutting remainder.

8

"Figure 1.3-1 Package Dimension of LQFP-120 Type" is changed.(FPT-120P-M05 → FPT-120P-M24)

CHAPTER 1 OVERVIEW

■Package Dimension (LQFP-120)

Figure 1.3-2 Package Dimension of LQFP-120 Type

Please confirm the latest Package dimension by following URL.

http://edevice.fujitsu.com/package/en-search/

120-pin plastic LQFP Lead pitch 0.50 mm

Package width ×package length

16.0 × 16.0 mm

Lead shape Gullwing

Sealing method Plastic mold

Mounting height 1.70 mm MAX

Weight 0.88 g

Code(Reference)

P-LFQFP120-16×16-0.50

120-pin plastic LQFP(FPT-120P-M21)

(FPT-120P-M21)

C 2002 FUJITSU LIMITED F120033S-c-4-4

1 30

60

31

90 61

120

91

SQ

18.00±0.20(.709±.008)SQ

0.50(.020)0.22±0.05

(.009±.002)M0.08(.003)

INDEX

.006 –.001+.002

–0.03+0.05

0.145

"A"

0.08(.003)

LEAD No.

.059 –.004+.008

–0.10+0.20

1.50

Details of "A" part

(Mounting height)

0.60±0.15(.024±.006)

0.25(.010)

(.004±.002)0.10±0.05

(Stand off)

0~8˚

* .630 –.004+.016

–0.10+0.40

16.00

Dimensions in mm (inches).Note: The values in parentheses are reference values.©2002-2008 FUJITSU MICROELECTRONICS LIMITED F120033S-c-4-5

Note 1) * : These dimensions do not include resin protrusion.Resin protrusion is +0.25(.010) MAX(each side).

Note 2) Pins width and pins thickness include plating thickness.Note 3) Pins width do not include tie bar cutting remainder.

9

CHAPTER 1 OVERVIEW

1.4 Pin Assignment

Figure 1.4-1 shows the pin assignments of a MB90330A series.

■ Pin Assignment (LQFP-120)

Figure 1.4-1 Pin Assignments of the MB90330A Series (LQFP-120)

PA

4/OU

T0

PA3/IN

3PA

2/IN2

PA1/IN

1 PA

0/IN0

P87/A

N15

P86/A

N14

P85/A

N13

P84/A

N12

P83/A

N11

P82/A

N10

P81/A

N9

P80/A

N8

Vss

P77/A

N7

P76/A

N6

P75/A

N5

P74/A

N4

P73/A

N3

P72/A

N2

P71/A

N1

P70/A

N0

AV

ssA

VR

HA

Vcc

P96/A

DT

G/F

RC

K

P95/S

CK

3P

94/SO

T3

P93/S

IN3

P92/S

CK

2

RSTMD0MD1MD2P55/HAKP54/HRQ P53/WRHP52/WRLP51/RDP50/ALEHCONVccHVPHVMVssVccDVPDVMVssUTESTPB6/PPG5PB5/PPG4PB4PB3/SDA2PB2/SCL2PB1/SDA1PB0/SCL1PA7/OUT3 PA6/OUT2PA5/OUT1

MB90330A series

TOP VIEW

919293949596979899100101102103104105106107108109110111112113114115116117118119120

123456789

1011121314151617181920212223242526272829 30

605958575655545352515049484746454443424140393837363534333231

908988878685848382818079787776757473727170696867666564636261

P30/A00/TIN1P31/A01/TOT1P32/A02/TIN2

P33/A03/TOT2P34/A04P35/A05P36/A06P37/A07

P40/A08/TIN0P41/A09/TOT0P42/A10/SIN0

P43/A11/SOT0X0AX1AVccVss

P44/A12/SCK0P45/A13/SIN1

P46/A14/SOT1P47/A15/SCK1

P60/INT0P61/INT1

P62/INT2/SINP63/INT3/SOTP64/INT4/SCKP65/INT5/PWCP66/INT6/SCL0

P67//INT7/SDA0P90/SIN2

P91/SOT2

P56/R

DY

P57/C

LKP

00/AD

00/D00

P01/A

D01/D

01P

02/AD

02/D02

P03/A

D03/D

03P

04/AD

04/D04

P05/A

D05/D

05P

06/AD

06/D06

P07/A

D07/D

07P

10/AD

08/D08

P11/A

D09/D

09P

12/AD

10/D10

P13/A

D11/D

11V

ccV

ssX

1X

0P

14/AD

12/D12

P15/A

D13/D

13P

16/AD

14/D14

P17/A

D15/D

15P

20/A16

P21/A

17P

22/A18

P23/A

19P

24/A20/P

PG

0P

25/A21/P

PG

1P

26/A22/P

PG

2P

27/A23/P

PG

3

10

CHAPTER 1 OVERVIEW

1.5 Pin Function

Table 1.5-1 describes the MB90330A series pin functions.

■ Pin Function

Table 1.5-1 Pin Function (1/6)

Pin No. Pin Name Circuit Type Functional description

107 X1 A It is oscillation pin.

108 X0 A It is oscillation pin.

13 X0A A It is 32 kHz oscillation pin.

14 X1A A It is 32 kHz oscillation pin.

90 RST F It is reset input.

93 to 100

P00 to P07

H

It is General-purpose I/O port.You can set a pull-up resistor ON (RD00 to RD07= 1) with the pull-up resistorsetting register (RDR0) (When the power output is set, it is invalid).

AD00 to AD07 Functions as an I/O pin for the low-order external address/data bus in multiplexmode.

D00 to D07 Functions as an input/output pin for the low-order external data bus in non-multiplex mode.

101 to 104

P10 to P13

H

It is General-purpose I/O port.You can set a pull-up resistor ON (RD10 to RD13= 1) with the pull-up resistorsetting register (RDR1) (When the power output is set, it is invalid).

AD08 to AD11 Functions as an I/O pin for the high-order external address/data bus in multiplexmode.

D08 to D11 Functions as an input/output pin for the high-order external data bus in non-multiplex mode.

109 to 112

P14 to P17

H

It is General-purpose I/O port.You can set a pull-up resistor ON (RD14 to RD17= 1) with the pull-up resistorsetting register (RDR1) (When the power output is set, it is invalid)

AD12 to AD15 Functions as an I/O pin for the high-order external address/data bus in multiplexmode.

D12 to D15 Functions as an input/output pin for the high-order external data bus in non-multiplex mode.

11

CHAPTER 1 OVERVIEW

113 to 116

P20 to P23

D

It is General-purpose input/output port.Functions as the general-purpose input/output port in the external bus mode if thebit corresponding to external address output control register (HACR) is set to"1".

A16 to A19 Functions as the upper output pin of an address (A16 to A19) in the multiplexmode if the bit corresponding to external address output control register (HACR)is set to "0".

A16 to A19 Functions as the upper output pin of an address (A16 to A19) in the non-multiplex mode if the bit corresponding to external address output controlregister (HACR) is set to "0".

117 to 120

P24 to P27

D

It is General-purpose input/output port.Functions as the general-purpose input/output port in the external bus mode if thebit corresponding to external address output control register (HACR) is set to"1".

A20 to A23 Functions as the upper output pin of an address (A20 to A23) in the multiplexmode if the bit corresponding to external address output control register (HACR)is set to "0".

A20 to A23 Functions as the upper output pin of an address (A20 to A23) in the non-multiplex mode if the bit corresponding to external address output controlregister (HACR) is set to "0".

PPG0 to PPG3 Function as ch.0 to ch.3 output pins for the PPG timer.

1

P30

D

It is General-purpose I/O port.

A00 Functions as the external address pin in non-multi-bus mode.

TIN1 Functions as an event input pin for 16-bit reload timer ch.1.

2

P31

D



TOT1 Functions as an output pin for 16-bit reload timer ch.1.

3

P32

D




4

P33

D




5 to 8 P34 to P37

D It is General-purpose I/O port.

A04 to A07 Functions as the external address pin in non-multi-bus mode.



12

CHAPTER 1 OVERVIEW

9

P40

G




10

P41

G




11

P42

G



SIN0 Functions as a data input pin for UART ch.0.

12

P43

G



SOT0 Functions as a data output pin for UART ch.0.

17

P44

G



SCK0 Functions as a clock I/O pin for UART ch.0.

18

P45

G




19

P46

G




20

P47

G




81 P50

L It is General-purpose I/O port.

ALE Functions as the address latch enable signal (ALE) pin in external bus mode.

82 P51

L It is General-purpose I/O port.

RD Functions as the read strobe output (RDX) pin in external bus mode.

83

P52

L


WRLFunctions as the data write strobe output (WRLX) pin on the lower side inexternal bus mode. Functions as a general-purpose I/O port when the WRE bit inthe EPCR register is "0".



13

CHAPTER 1 OVERVIEW

84

P53

L


WRHFunctions as the data write strobe output (WRHX) pin on the higher side in 16-bit external bus mode. Functions as a general-purpose I/O port when the WRE bitin the EPCR register is "0".

85

P54

L


HRQ Functions as the hold request input (HRQ) pin in external bus mode. Functions asa general-purpose I/O port when the HDE bit in the EPCR register is "0".

86

P55

L


HAKFunctions as the hold acknowledge output (HAKX) pin in external bus mode.Functions as a general-purpose I/O port when the HDE bit in the EPCR registeris "0".

91

P56

L


RDY Functions as the external ready input (RDY) pin in external bus mode. Functionsas a general-purpose I/O port when the RYE bit in the EPCR register is "0".

92

P57

L


CLK Functions as the machine cycle clock output (CLK) pin in external bus mode.Functions as a general-purpose I/O port when the CKE bit in the EPCR registeris "0".

21, 22 P60, P61

C It is General-purpose I/O port (Withstand voltage of 5 V).

INT0, INT1 Function as input pins for external interrupt ch.0 to ch.1.

23

P62

C

It is General-purpose I/O port (Withstand voltage of 5 V).

INT2 Function as input pins for external interrupt ch.2.

SIN It is simple serial I/O data output pin.

24

P63

C



SOT It is simple serial I/O data output pin.

25

P64

C



SCK It is simple serial I/O clock input/output pin.

26

P65

C



PWC Functions as the PWC input pin.



14

CHAPTER 1 OVERVIEW

27

P66

C



SCL0 Functions as the clock I/O pin for the I2C interface ch.0.

Set port output to Hi-Z during I2C interface operations.

28

P67

C



SDA0 Functions as the data I/O pin for the I2C interface ch.0.

Set port output to Hi-Z during I2C interface operations.

39 to 46 P70 to P77

I It is General-purpose I/O port.

AN0 to AN7 Function as input pins for analog ch.0 to ch.7.

48 to 55 P80 to P87

I It is General-purpose I/O port.

AN8 to AN15 Function as input pins for analog ch.8 to ch.15.

29 P90



30 P91



31 P92



32 P93



33 P94



34 P95



35

P96

C


ADTG Functions as the external trigger input pin when the A/D converter is being used.

FRCK Functions as the external clock input pin when the free-run timer is being used.

56 to 59 PA0 to PA3

C It is General-purpose I/O port (Withsta

mb90330a series hardware manualchapter 5 clock. this chapter describes the overview of the clock,...

Documents