m.mohajjel. resources verilog hdl a guide to digital design and synthesis, samir palnitkar, 19996...
TRANSCRIPT
![Page 1: M.Mohajjel. Resources Verilog HDL A guide to Digital Design and Synthesis, Samir Palnitkar, 19996 Architecture of FPGAs and CPLDs: A Tutorial, Stephen](https://reader035.vdocument.in/reader035/viewer/2022062315/5697c0251a28abf838cd54a0/html5/thumbnails/1.jpg)
An Introduction to Digital System Design
M.Mohajjel
![Page 2: M.Mohajjel. Resources Verilog HDL A guide to Digital Design and Synthesis, Samir Palnitkar, 19996 Architecture of FPGAs and CPLDs: A Tutorial, Stephen](https://reader035.vdocument.in/reader035/viewer/2022062315/5697c0251a28abf838cd54a0/html5/thumbnails/2.jpg)
2
ResourcesVerilog HDL A guide to Digital Design and
Synthesis, Samir Palnitkar, 19996Architecture of FPGAs and CPLDs: A Tutorial,
Stephen Brown and Jonathan Rose
Digital System Design
![Page 3: M.Mohajjel. Resources Verilog HDL A guide to Digital Design and Synthesis, Samir Palnitkar, 19996 Architecture of FPGAs and CPLDs: A Tutorial, Stephen](https://reader035.vdocument.in/reader035/viewer/2022062315/5697c0251a28abf838cd54a0/html5/thumbnails/3.jpg)
3
WebsiteLecture notesHomework submissionGradesQuestions
Username : std numberPassword: M_std_m
Digital System Design
http://mohajjel.gnomio.com/
![Page 4: M.Mohajjel. Resources Verilog HDL A guide to Digital Design and Synthesis, Samir Palnitkar, 19996 Architecture of FPGAs and CPLDs: A Tutorial, Stephen](https://reader035.vdocument.in/reader035/viewer/2022062315/5697c0251a28abf838cd54a0/html5/thumbnails/4.jpg)
4
بندی بارم
( ۴تمرین)نمره ( ۲پروژه)نمره ( ۵امتحان کالسی)نمره ( ۸پایان ترم)نمره ( ۱حضور در کالس)نمره
:۲تعداد غیبت مجاز برای کسب نمره حضور در کالس جلسه
جلسه غیبت حذف درس۴بیش از
Digital System Design
![Page 5: M.Mohajjel. Resources Verilog HDL A guide to Digital Design and Synthesis, Samir Palnitkar, 19996 Architecture of FPGAs and CPLDs: A Tutorial, Stephen](https://reader035.vdocument.in/reader035/viewer/2022062315/5697c0251a28abf838cd54a0/html5/thumbnails/5.jpg)
5
Scheduling
Digital System Design
شهریور۳۱
مهر۷
مهر۱۴
تعطیل )عید غدیر(
مهر۲۱
Quiz 1 مهر۲۸ آبان۵
تعطیل )تاسوعا(
آبان۱۲
Quiz 2 آبان۱۹ آبان۲۶
آذر۳Quiz 3 آذر۱۰
آذر۱۷
آذر۲۴Quiz 4 دی۱
دی۸
دی۱۵
![Page 6: M.Mohajjel. Resources Verilog HDL A guide to Digital Design and Synthesis, Samir Palnitkar, 19996 Architecture of FPGAs and CPLDs: A Tutorial, Stephen](https://reader035.vdocument.in/reader035/viewer/2022062315/5697c0251a28abf838cd54a0/html5/thumbnails/6.jpg)
Digital System Design 6
Digital Systems Advantages
Ease of designReproducibility of resultsNoise immunity Ease of Integration
DisadvantagesThe real world is analogA/D & D/A overhead
![Page 7: M.Mohajjel. Resources Verilog HDL A guide to Digital Design and Synthesis, Samir Palnitkar, 19996 Architecture of FPGAs and CPLDs: A Tutorial, Stephen](https://reader035.vdocument.in/reader035/viewer/2022062315/5697c0251a28abf838cd54a0/html5/thumbnails/7.jpg)
Digital System Design 7
Evolution of Digital SystemsThe earliest digital circuits
vacuum tubes & transistorsIntegrated circuits
SSI (Small Scale Integration) 10s of logic gates
MSI (Medium Scale Integration) 100s of logic gates
LSI (Large Scale Integration) 1000s of logic gates
VLSI (Very Large Scale Integration) 100,000s of logic gates
Need for Computer-Aided Design
![Page 8: M.Mohajjel. Resources Verilog HDL A guide to Digital Design and Synthesis, Samir Palnitkar, 19996 Architecture of FPGAs and CPLDs: A Tutorial, Stephen](https://reader035.vdocument.in/reader035/viewer/2022062315/5697c0251a28abf838cd54a0/html5/thumbnails/8.jpg)
Digital System Design 8
Digital System Design ProcessInitial design ideaBehavioral description (overall functionality)
Flow chartPseudo code
RTL description Data pathControl procedure
![Page 9: M.Mohajjel. Resources Verilog HDL A guide to Digital Design and Synthesis, Samir Palnitkar, 19996 Architecture of FPGAs and CPLDs: A Tutorial, Stephen](https://reader035.vdocument.in/reader035/viewer/2022062315/5697c0251a28abf838cd54a0/html5/thumbnails/9.jpg)
Digital System Design 9
Digital System Design Process (cont.)
Logic designNet list of gates & flip flops
Circuit & Physical designNet list of transistors
ManufacturingMasks for IC FabricationBit stream
![Page 10: M.Mohajjel. Resources Verilog HDL A guide to Digital Design and Synthesis, Samir Palnitkar, 19996 Architecture of FPGAs and CPLDs: A Tutorial, Stephen](https://reader035.vdocument.in/reader035/viewer/2022062315/5697c0251a28abf838cd54a0/html5/thumbnails/10.jpg)
Digital System Design 10
Digital System Design Process (cont.)SynthesisVerificationComputer aided design (CAD)
toolsSynthesis
From RTL description down to manufacturing
Verification Simulation Timing analysis Test generation
![Page 11: M.Mohajjel. Resources Verilog HDL A guide to Digital Design and Synthesis, Samir Palnitkar, 19996 Architecture of FPGAs and CPLDs: A Tutorial, Stephen](https://reader035.vdocument.in/reader035/viewer/2022062315/5697c0251a28abf838cd54a0/html5/thumbnails/11.jpg)
Digital System Design 11
Programmable Logic DevicesWhy?
TTM (Time-to-market)PrototypingReconfigurable and Custom Computing
![Page 12: M.Mohajjel. Resources Verilog HDL A guide to Digital Design and Synthesis, Samir Palnitkar, 19996 Architecture of FPGAs and CPLDs: A Tutorial, Stephen](https://reader035.vdocument.in/reader035/viewer/2022062315/5697c0251a28abf838cd54a0/html5/thumbnails/12.jpg)
Digital System Design 12
Programmable Logic Devices (cont.)
How?
![Page 13: M.Mohajjel. Resources Verilog HDL A guide to Digital Design and Synthesis, Samir Palnitkar, 19996 Architecture of FPGAs and CPLDs: A Tutorial, Stephen](https://reader035.vdocument.in/reader035/viewer/2022062315/5697c0251a28abf838cd54a0/html5/thumbnails/13.jpg)
Digital System Design 13
Programmable Logic Devices (cont.)
How?
![Page 14: M.Mohajjel. Resources Verilog HDL A guide to Digital Design and Synthesis, Samir Palnitkar, 19996 Architecture of FPGAs and CPLDs: A Tutorial, Stephen](https://reader035.vdocument.in/reader035/viewer/2022062315/5697c0251a28abf838cd54a0/html5/thumbnails/14.jpg)
Digital System Design 14
Reprogrammable PLDs
Updating a device or correction of errors
Reuse device for a different design
Ideal for course laboratories
![Page 15: M.Mohajjel. Resources Verilog HDL A guide to Digital Design and Synthesis, Samir Palnitkar, 19996 Architecture of FPGAs and CPLDs: A Tutorial, Stephen](https://reader035.vdocument.in/reader035/viewer/2022062315/5697c0251a28abf838cd54a0/html5/thumbnails/15.jpg)
Digital System Design 15
Hardware Description Languages (HDL)
Why?
Very large scale designs
Weakness of conventional programming
languages in hardware modeling and
description
Compact description of hardware in different
design stages
![Page 16: M.Mohajjel. Resources Verilog HDL A guide to Digital Design and Synthesis, Samir Palnitkar, 19996 Architecture of FPGAs and CPLDs: A Tutorial, Stephen](https://reader035.vdocument.in/reader035/viewer/2022062315/5697c0251a28abf838cd54a0/html5/thumbnails/16.jpg)
Digital System Design 16
Hardware Description Languages (HDL) (cont.)
Hardware Description RequirementsConcurrencyTiming and DelaySupport for Design HierarchyReadability (Documentation)
![Page 17: M.Mohajjel. Resources Verilog HDL A guide to Digital Design and Synthesis, Samir Palnitkar, 19996 Architecture of FPGAs and CPLDs: A Tutorial, Stephen](https://reader035.vdocument.in/reader035/viewer/2022062315/5697c0251a28abf838cd54a0/html5/thumbnails/17.jpg)
Digital System Design 17
Hardware Description Languages (HDL) (cont.)
ExamplesPopular HDLs (IEEE standard)
Verilog = Verifying Logic VHDL = Very High Speed Integrated Circuit
Hardware Description Language
Other HDLs AHPL TI-HDL AHDL
![Page 18: M.Mohajjel. Resources Verilog HDL A guide to Digital Design and Synthesis, Samir Palnitkar, 19996 Architecture of FPGAs and CPLDs: A Tutorial, Stephen](https://reader035.vdocument.in/reader035/viewer/2022062315/5697c0251a28abf838cd54a0/html5/thumbnails/18.jpg)
Digital System Design 18
VHDL vs. VerilogAll abstraction levelsDesigned for
documentationAda based constructsHigh level & system
descriptorNo PLI
All abstraction levelsDesigned for hardware
designC and Ada constructsGate & structural
descriptorVery powerful PLI