7/28/2019 Model lab question EC1.docx

1/2

ANNA UNIVERSITY OF TECHNOLOGY::COIMBATORE

MODEL PRACTICAL EXAMINATION

COLLEGE CODE & NAME : 401-CHETTINAD COLLEGE OF ENGINEERING AND TECHNOLOGY

PRACTICAL CODE & NAME : 080290013-ELECTRONIC CIRCUITS I LAB

DEGREE & BRANCH : B.E & ECE

YEAR & SEMESTER : II & IIIDATE& TIME : 30-09-2011 & 01-10-2011 / 3 Hrs

LIST OF QUESTIONS

1) Design and simulate a Fixed Bias Amplifier Circuit with VCC=15V, IC=IE=1mA and hfe=100 &

Perform the Followings,

i) Plot the Frequency Response ii) Stability factor

iii) Lower cut-off frequency iv) Upper cut-off frequency

v) Bandwidth

2) Design and Simulate the CE amplifier with collector to base biase for the following

specification:

VCC=15V, IC=1mA and hfe=100

And perform the followings,

i) Plot the Frequency Response ii) Stability factor

iii) Lower cut-off frequency iv) Upper cut-off frequency

v) Bandwidth

3) Design and simulate the CE amplifier with self biase for the following specification:

VCC=15V, IC=IE=1mA and hfe=100And perform the followings,

i) Plot the Frequency Response ii) Stability factor

iii) Lower cut-off frequency iv) Upper cut-off frequency

v) Bandwidth

4) Design and Construct a common Emitter Amplifier with VCC=12V, IC= IE =2mA and hfe=100

and find the followings,

i) Plot Its frequency response curve ii) Midband Gain

iii) Lower cut-off frequency iv) Upper cut-off frequency

v) Bandwidth

5) Design common collector amplifier with voltage divider biase with VCC=12V, IC= IE =2mA and

hfe=100. And find the followings,

i) Plot Its frequency response curve ii) Midband Gain

iii) Lower cut-off frequency iv) Upper cut-off frequency

v) Bandwidth vi) Input impedance

6) Design and test the bootstaped emitter with voltage divider biase with VCC=12V, IC= IE =2mA

and hfe=100. And find the followings,

7/28/2019 Model lab question EC1.docx

2/2

i) Plot Its frequency response curve ii) Midband Gain

iii) Lower cut-off frequency iv) Upper cut-off frequency

v) Bandwidth vi) Input impedance

7) Design and test common source amplifier with ID=IS=2mA, R0=40K, gm=2.5 mA/V, VDD=12V,

VGS=-2V,VG=0V, gain AV=10, RG=1M. And find the followings,

i) Plot Its frequency response curve ii) Midband Gain

iii) Lower cut-off frequency iv) Upper cut-off frequency

v) Bandwidth vi) Input impedance

8) Construct a common drain amplifier with VDD=12V, with ID=IS=2mA and VGS=-2V. And find the

followings,

i) Plot Its frequency response curve ii) Midband Gain

iii) Lower cut-off frequency iv) Upper cut-off frequency

v) Bandwidth vi) Input impedance

9) Construct the amplifier circuit in which the output signal of one stage is to be coupled to the

next stage by the passive components for the following specifications:

VCC=12V, IC=IE=2mA and hfe=100

And find the followings,

i) Plot Its frequency response curve ii) Midband Gain

iii) Lower cut-off frequency iv) Upper cut-off frequency

v) Bandwidth

10) Design and test the CE-CB cascode amplifier with voltage divider bias with VCC=12V,

IC=IE=2mA and hfe=100. And find the followings,

i) Plot Its frequency response curve ii) Midband Gain

iii) Lower cut-off frequency iv) Upper cut-off frequency

v) Bandwidth

11) Construct a circuit of Class A Power Amplifier and Plot its frequency response curve.

12) Design a circuit which converts an AC voltage into a pulsating DC voltage without filter. And

perform following operations.

i) Calculate ripple factor ii) Draw input & output waveforms

13) Design and test the performance of the following filters,

i) Capacitor input filter ii) L-section filter iii) -section filter

And calculate the following operations.

i) Calculate ripple factor ii) Draw input & output waveforms

14) Design and test a shunt voltage regulator and plot its line and load regulation

characteristics.

15) Design and test a series voltage regulator to regulate an input voltage of 155 V to an

output of 10V, 500 mA. And plot its line and load regulation characteristics.