mpi unit i_8086_architectures
DESCRIPTION
introduction to microprocessors.TRANSCRIPT
![Page 1: Mpi unit i_8086_architectures](https://reader036.vdocument.in/reader036/viewer/2022062418/5549fcbdb4c905e56c8b4c21/html5/thumbnails/1.jpg)
8086 ArchitecturePresented By: Shehrevar Davierwala
visit: http://sites.google.com/site/techwizrdinhttp://www.authorstream.com/shehrevard
![Page 2: Mpi unit i_8086_architectures](https://reader036.vdocument.in/reader036/viewer/2022062418/5549fcbdb4c905e56c8b4c21/html5/thumbnails/2.jpg)
Microcomputer• PC or a computer that depends on microprocessor• Used by individuals as PC’s or workstations or notebook computers• Microcomputer contains a CPU on a microchip, memory, i/o ports ,bus
system housed on mother board• It is a digital electronic component with miniaturized transistors on a
single semiconductor IC
• MICROPROCESSOR is a multipurpose, programmable device that accepts digital data as input, processes it according to instructions stored in its memory, and provides results as output.
• It controls the logic of almost all digital devices from clocks to fuel injection system for automobiles
![Page 3: Mpi unit i_8086_architectures](https://reader036.vdocument.in/reader036/viewer/2022062418/5549fcbdb4c905e56c8b4c21/html5/thumbnails/3.jpg)
Architecture of microcomputer
![Page 4: Mpi unit i_8086_architectures](https://reader036.vdocument.in/reader036/viewer/2022062418/5549fcbdb4c905e56c8b4c21/html5/thumbnails/4.jpg)
Father of microprocessor
• Ted Hoff• Marcian Hoff• Stanley Mazor• Masatoshi Shima
![Page 5: Mpi unit i_8086_architectures](https://reader036.vdocument.in/reader036/viewer/2022062418/5549fcbdb4c905e56c8b4c21/html5/thumbnails/5.jpg)
• Transistor--A transistor is a semiconductor device used to amplify and switch electronic signals and electrical power. It is composed of semiconductor material with at least three terminals for connection to an external circuit.
• Flip flops-a flip-flop is a circuit that has two stable states and can be used to store state information.
• Latches-a circuit used to store information• Register-- In computer architecture, a processor register is a small
amount of storage available as part of a CPU or other digital processor. load data from a larger memory into registers where it is used for arithmetic, manipulated, or tested, by some machine instruction
• Flag-- flag register is a collection of flag bits for a processor. These are part of larger registers
![Page 6: Mpi unit i_8086_architectures](https://reader036.vdocument.in/reader036/viewer/2022062418/5549fcbdb4c905e56c8b4c21/html5/thumbnails/6.jpg)
8086 specifications• It is 16-bit microprocessor• It has 20 bit address bus and can access up to 220 memory locations (1 MB).• It can support up to 64K I/O ports• It provides 14, 16-bit registers• It has multiplexed address and data bus AD0-AD15 & A16-A19
• It requires single phase clock with 33% duty cycle to provide internal timing.• Prefetches up to 6 instruction bytes from memory and queues them in order
to speed up the processing.• It requires +5V supply• 40 pin dual inline package• 8086 supports 2 modes of operation
– Minimum mode– Maximum mode
![Page 7: Mpi unit i_8086_architectures](https://reader036.vdocument.in/reader036/viewer/2022062418/5549fcbdb4c905e56c8b4c21/html5/thumbnails/7.jpg)
• The 8086 architecture has two parts:–Bus Interface Unit(BIU)–Execution Unit(EU)
![Page 8: Mpi unit i_8086_architectures](https://reader036.vdocument.in/reader036/viewer/2022062418/5549fcbdb4c905e56c8b4c21/html5/thumbnails/8.jpg)
8086 block diagram
![Page 9: Mpi unit i_8086_architectures](https://reader036.vdocument.in/reader036/viewer/2022062418/5549fcbdb4c905e56c8b4c21/html5/thumbnails/9.jpg)
• Bus Interface Unit contains – Instruction queue, – Segment registers, – Instruction pointer, and – Address adder.
• Execution Unit contains – Control circuitry, – Instruction decoder, – ALU, – Pointer and Index register, – Flag register
![Page 10: Mpi unit i_8086_architectures](https://reader036.vdocument.in/reader036/viewer/2022062418/5549fcbdb4c905e56c8b4c21/html5/thumbnails/10.jpg)
Bus interface unit functions
• Responsible for performing external bus operations• The functions of BIU are:– Instruction Fetch– Instruction Queuing– Operand Fetch & storage– Address Relocation– Bus control
• Idle state• Address adder – fetching of physical address of
next instruction( CS+IP)
![Page 11: Mpi unit i_8086_architectures](https://reader036.vdocument.in/reader036/viewer/2022062418/5549fcbdb4c905e56c8b4c21/html5/thumbnails/11.jpg)
Execution Unit Functions
• Decoding of Instructions• Execution of instructions Steps
EU extracts instructions from top of queue in BIU Decode the instructions Generates operands if necessary Passes operands to BIU & requests it to perform read or
write bus cycles to memory or I/o Perform the operation specified by the instruction on
operands Branch or jump instruction
![Page 12: Mpi unit i_8086_architectures](https://reader036.vdocument.in/reader036/viewer/2022062418/5549fcbdb4c905e56c8b4c21/html5/thumbnails/12.jpg)
Register Organization
• The types of registers are:1. General Data Registers(AX, BX, CX, DX)2. Segment Registers(CS, DS, ES, SS)3. Pointers and Index Registers(IP, BP, SP)4. Flag Registers(S,Z,P,C,T,I,D,AC,O)
![Page 13: Mpi unit i_8086_architectures](https://reader036.vdocument.in/reader036/viewer/2022062418/5549fcbdb4c905e56c8b4c21/html5/thumbnails/13.jpg)
General Data Registers
• AX—16 bit accumulator(AH+AL)• BX-offset storage(BH+BL)• CX-default counter in case of string and loop
instructions(CH+CL)• DX-General purpose register (DH+DL)
![Page 14: Mpi unit i_8086_architectures](https://reader036.vdocument.in/reader036/viewer/2022062418/5549fcbdb4c905e56c8b4c21/html5/thumbnails/14.jpg)
SEGMENT REGISTERS
• Code Segment Register(CS)• Data Segment Register(DS)• Extra Segment Register(ES)• Stack Segment Register(SS)
![Page 15: Mpi unit i_8086_architectures](https://reader036.vdocument.in/reader036/viewer/2022062418/5549fcbdb4c905e56c8b4c21/html5/thumbnails/15.jpg)
POINTER and INDEX Registers
• IP—instruction pointer-store memory location of next instruction to be executed
• BP—base pointer• SP—stack pointer• SI—Source index• DI—Destination index
![Page 16: Mpi unit i_8086_architectures](https://reader036.vdocument.in/reader036/viewer/2022062418/5549fcbdb4c905e56c8b4c21/html5/thumbnails/16.jpg)
Flag Registers(S,Z,P,C,T,I,D,AC,O)
• Indicate results of computations in ALU• Also contains some flag bits to control CPU
operations
![Page 17: Mpi unit i_8086_architectures](https://reader036.vdocument.in/reader036/viewer/2022062418/5549fcbdb4c905e56c8b4c21/html5/thumbnails/17.jpg)
Flag register
![Page 18: Mpi unit i_8086_architectures](https://reader036.vdocument.in/reader036/viewer/2022062418/5549fcbdb4c905e56c8b4c21/html5/thumbnails/18.jpg)
Pin diagram
![Page 19: Mpi unit i_8086_architectures](https://reader036.vdocument.in/reader036/viewer/2022062418/5549fcbdb4c905e56c8b4c21/html5/thumbnails/19.jpg)
Segments with and without overlapping
![Page 20: Mpi unit i_8086_architectures](https://reader036.vdocument.in/reader036/viewer/2022062418/5549fcbdb4c905e56c8b4c21/html5/thumbnails/20.jpg)
Signal group
![Page 21: Mpi unit i_8086_architectures](https://reader036.vdocument.in/reader036/viewer/2022062418/5549fcbdb4c905e56c8b4c21/html5/thumbnails/21.jpg)
8086 minimum mode
![Page 22: Mpi unit i_8086_architectures](https://reader036.vdocument.in/reader036/viewer/2022062418/5549fcbdb4c905e56c8b4c21/html5/thumbnails/22.jpg)
Min read timing
![Page 23: Mpi unit i_8086_architectures](https://reader036.vdocument.in/reader036/viewer/2022062418/5549fcbdb4c905e56c8b4c21/html5/thumbnails/23.jpg)
Write cycle for min mode
![Page 24: Mpi unit i_8086_architectures](https://reader036.vdocument.in/reader036/viewer/2022062418/5549fcbdb4c905e56c8b4c21/html5/thumbnails/24.jpg)
![Page 25: Mpi unit i_8086_architectures](https://reader036.vdocument.in/reader036/viewer/2022062418/5549fcbdb4c905e56c8b4c21/html5/thumbnails/25.jpg)
Max mode in 8086
![Page 26: Mpi unit i_8086_architectures](https://reader036.vdocument.in/reader036/viewer/2022062418/5549fcbdb4c905e56c8b4c21/html5/thumbnails/26.jpg)
![Page 27: Mpi unit i_8086_architectures](https://reader036.vdocument.in/reader036/viewer/2022062418/5549fcbdb4c905e56c8b4c21/html5/thumbnails/27.jpg)
![Page 28: Mpi unit i_8086_architectures](https://reader036.vdocument.in/reader036/viewer/2022062418/5549fcbdb4c905e56c8b4c21/html5/thumbnails/28.jpg)