na62 front end architecture and performance jan kaplon/pierre jarron
TRANSCRIPT
![Page 1: NA62 front end architecture and performance Jan Kaplon/Pierre Jarron](https://reader035.vdocument.in/reader035/viewer/2022062221/56649d845503460f94a6a69b/html5/thumbnails/1.jpg)
NA62 front end architecture and performance
Jan Kaplon/Pierre Jarron
![Page 2: NA62 front end architecture and performance Jan Kaplon/Pierre Jarron](https://reader035.vdocument.in/reader035/viewer/2022062221/56649d845503460f94a6a69b/html5/thumbnails/2.jpg)
Architecture
Preamp; buffered cascode (NMOS input transistor), resistive feedback (200k)
Gain;65mV/fC (25mV/fC at preamp output)
Preamplifier AC coupled to shaper and discriminator stages
Consumption; 120uA/pixel
Feedback ;Cf=15 fFRf= 200kInput transistor; NMOS 9.6/0.3um
![Page 3: NA62 front end architecture and performance Jan Kaplon/Pierre Jarron](https://reader035.vdocument.in/reader035/viewer/2022062221/56649d845503460f94a6a69b/html5/thumbnails/3.jpg)
Noise
5ns peaking time CR-RC1
Input transistor bias; 40uA, Feedback resistor 200kΩDetector leakage; 20nA
![Page 4: NA62 front end architecture and performance Jan Kaplon/Pierre Jarron](https://reader035.vdocument.in/reader035/viewer/2022062221/56649d845503460f94a6a69b/html5/thumbnails/4.jpg)
Open loop gain simulation
Gain Bandwidth Product 900MHz (simulation for compensated cascode)
![Page 5: NA62 front end architecture and performance Jan Kaplon/Pierre Jarron](https://reader035.vdocument.in/reader035/viewer/2022062221/56649d845503460f94a6a69b/html5/thumbnails/5.jpg)
Input impedance simulation
Input impedance 1 – 2kΩ
![Page 6: NA62 front end architecture and performance Jan Kaplon/Pierre Jarron](https://reader035.vdocument.in/reader035/viewer/2022062221/56649d845503460f94a6a69b/html5/thumbnails/6.jpg)
Phase margin simulation
Phase margin for Cinput 250fF ; 90⁰
![Page 7: NA62 front end architecture and performance Jan Kaplon/Pierre Jarron](https://reader035.vdocument.in/reader035/viewer/2022062221/56649d845503460f94a6a69b/html5/thumbnails/7.jpg)
Phase margin simulation
Phase margin for Cinput 500fF ; 87⁰
![Page 8: NA62 front end architecture and performance Jan Kaplon/Pierre Jarron](https://reader035.vdocument.in/reader035/viewer/2022062221/56649d845503460f94a6a69b/html5/thumbnails/8.jpg)
Transient simulation
Peaking time; 4.5ns at preamp, 5.5ns at discriminator input
1st differential stage output
Preamp output
Discriminator output
![Page 9: NA62 front end architecture and performance Jan Kaplon/Pierre Jarron](https://reader035.vdocument.in/reader035/viewer/2022062221/56649d845503460f94a6a69b/html5/thumbnails/9.jpg)
Transient simulation
Good linearity and no degradation of peaking time up to 4fC (1,1.2, 3, & 4fC signals)
Differential signal as seen by comparator input
threshold
![Page 10: NA62 front end architecture and performance Jan Kaplon/Pierre Jarron](https://reader035.vdocument.in/reader035/viewer/2022062221/56649d845503460f94a6a69b/html5/thumbnails/10.jpg)
Transient simulation
Double pulse resolution; 2 signals 3fC in 20ns distance at 0.7fC threshold
1st differential stage output
Preamp output
Discriminator output
![Page 11: NA62 front end architecture and performance Jan Kaplon/Pierre Jarron](https://reader035.vdocument.in/reader035/viewer/2022062221/56649d845503460f94a6a69b/html5/thumbnails/11.jpg)
Transient simulation
Walk; 1.5ns for 1.2 and 4fC (0.7fC threshold)
Walk; 2ns for 1 and 4fC (0.7fC threshold)
Pulse width; 8 to 14ns (1 to 4fC)
Discriminator output
![Page 12: NA62 front end architecture and performance Jan Kaplon/Pierre Jarron](https://reader035.vdocument.in/reader035/viewer/2022062221/56649d845503460f94a6a69b/html5/thumbnails/12.jpg)
Power Supply Rejection Ratio (discriminator differential input)
Low and medium frequencies; 48dB, degrading after 1MHz
Worst case; 5dB at 100MHz
![Page 13: NA62 front end architecture and performance Jan Kaplon/Pierre Jarron](https://reader035.vdocument.in/reader035/viewer/2022062221/56649d845503460f94a6a69b/html5/thumbnails/13.jpg)
PSRR
200ps edge, 5mV on analogue and 50mV on digital
Discriminator input, (differential) 1fC signal (65mV)
2.5mV pick-up from analog supply
1st differential stage output(discriminator input)
no pick-up from digital supply
![Page 14: NA62 front end architecture and performance Jan Kaplon/Pierre Jarron](https://reader035.vdocument.in/reader035/viewer/2022062221/56649d845503460f94a6a69b/html5/thumbnails/14.jpg)
Mismatch (without TRIM DACs)
3fC signal, mismatch 6mV RMS (0.1fC RMS) minimum threshold without trimming 0.7fC
Assuming 5-bit TRIM DAC with 50mV range the mismatch can be minimized down to 1.5mV pk-pk (0.25mV RMS)
Discriminator input (differential,) 3fC signal
![Page 15: NA62 front end architecture and performance Jan Kaplon/Pierre Jarron](https://reader035.vdocument.in/reader035/viewer/2022062221/56649d845503460f94a6a69b/html5/thumbnails/15.jpg)
Mismatch (without TRIM DACs)
3fC signal, mismatch 6mV RMS, 300ps RMS (1.7ns pk-pk)
Discriminator output
![Page 16: NA62 front end architecture and performance Jan Kaplon/Pierre Jarron](https://reader035.vdocument.in/reader035/viewer/2022062221/56649d845503460f94a6a69b/html5/thumbnails/16.jpg)
Noise & Jitter (transient noise simulation)
3fC signal, noise ~2mV RMS, ~200e- RMS
Discriminator input (differential,) 3fC signal with noise
![Page 17: NA62 front end architecture and performance Jan Kaplon/Pierre Jarron](https://reader035.vdocument.in/reader035/viewer/2022062221/56649d845503460f94a6a69b/html5/thumbnails/17.jpg)
Noise & Jitter (transient noise simulation)
3fC signal, noise ~200e- RMS jitter 30ps RMS (160ps pk-pk)
Discriminator output (with output jitter)